English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 49189/83570 (59%)
造訪人次 : 7087533      線上人數 : 62
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋

    類別瀏覽

    正在載入社群分類, 請稍候....

    年代瀏覽

    正在載入年代分類, 請稍候....

    "Yang, Wei-Bin"的相關文件  

    回到依作者瀏覽

    顯示 59 項.

    類別 日期 題名 作者 檔案
    [電機工程學系暨研究所] 專利 2008-09-01 時脈產生器以及相關之鎖相迴路與時脈產生方法 郭書菖; Kuo, Shu-chang; 楊維斌; Yang, Wei-bin; 鄭國興; Cheng, Kuo-Hsing
    [電機工程學系暨研究所] 專利 2007-09-11 儲存單元以及相關暫存器檔案與處理單元 楊維斌
    [電機工程學系暨研究所] 專利 2005-09-23 Programmable fractional-N clock generators 郭書菖; Kuo, Shu-chang; 楊維斌; Yang, Wei-bin; 鄭國興; Cheng, Kuo-Hsing
    [電機工程學系暨研究所] 會議論文 2015-11-09 Analysis and Design Considerations of Static CMOS Logics under Process, Voltage and Temperature Variation in UMC 0.18um CMOS Process Yang, Wei-Bin; Lin, Yu-Yao; Wang, Chi-Hsiung; Chang, Kuo-Ning; Chen, Cing-Huan; Lo, Yu-Lung
    [電機工程學系暨研究所] 會議論文 2014-04-26 Analysis and Design Considerations of Static CMOS Logics under Process, Voltage and Temperature Variation in 90nm Process Yang, Wei-Bin; Lin, Yu-Yao; Lo, Yu-Lung
    [電機工程學系暨研究所] 會議論文 2014-04-26 A Low Phase Noise All-Digital Programmable DLL-Based Clock Generator Lo, Yu-Lung; Liu, Han-Ying; Chou, Pei-Yuan; Yang, Wei-Bin
    [電機工程學系暨研究所] 會議論文 2013-06 A 1.8-V 4-ppm oC Reference Current with Process and Temperature Yang, Wei-Bin; Hong, Ming-Hao; Yeh, Sheng-Shuh
    [電機工程學系暨研究所] 會議論文 2013-04-08 A GHz Full-Division-Range Programmable Divider with Output Duty-Cycle Improved Yu-Lung Lo; Jhih-Wei Tsai; Han-Ying Liu; Yang, Wei-Bin
    [電機工程學系暨研究所] 會議論文 2013-04-08 A GHz Full-Division-Range Programmable Divider with Output Duty-Cycle Improved 楊維斌
    [電機工程學系暨研究所] 會議論文 2012-11-04 A 300mV 10MHz 4kb 10T Subthreshold SRAM for Ultralow-Power Application Yang, Wei-Bin
    [電機工程學系暨研究所] 會議論文 2012-07-15 A 0.3V 1kb Sub-Threshold SRAM for Ultra-Low-Power Application in 90nm CMOS Yang, Wei-Bin
    [電機工程學系暨研究所] 會議論文 2011-12-14 Temperature Insensitive Current Reference for the 6.27 MHz Oscillator Yang, Wei-bin; Huang, Zheng-yi; Cheng, Ching-tsan; Lo, Yu-lung
    [電機工程學系暨研究所] 會議論文 2011-12-13 Supply Voltage and Temperature Insensitive Current Reference for the 4 MHz Oscillator Wang, Chi-hsiung; Lin, Cheng-feng; Yang, Wei-bin; Lo, Yu-lung
    [電機工程學系暨研究所] 會議論文 2011-12 A New Temperature Independent Current Controlled Oscillator Huang, Zheng-yi; Chiang, Jen-shiun; Yang, Wei-bin; Wang, Chi-hsiung
    [電機工程學系暨研究所] 會議論文 2011-06-20 The High-Performance and Low-Power CMOS Output Driver Design Yang, Wei-bin; Liao, Pei-hsuan; Wang, Chi-hsiung; Cheng, Ching-tsan
    [電機工程學系暨研究所] 會議論文 2010-11-21 A New Dynamic Fast-Settling Low Dropout Regulator with Programmable Output Voltage Yang, Wei-bin; Shen, Jsung-mo; Chang, Hsiang-hsiung; Lo, Yu-lung
    [電機工程學系暨研究所] 會議論文 2009-12 A Low Power Multi-Voltage Control Technique with Fast-Settling Mechanism for Low Dropout Regulator Shen, Jsung-mo; Yang, Wei-bin; Hsieh, Chang-yu; Lo, Yu-lung
    [電機工程學系暨研究所] 會議論文 2009-12 A Pseudo Fractional-N and Multiplier Clock Generator with 50% Duty Cycle Output Using Low Power Phase Combination Controller Gao, Wan-lun; Yang, Wei-bin; Lo, Yu-lung
    [電機工程學系暨研究所] 會議論文 2009-09 Designing Ultra-Low Voltage PLL Using a Bulk-Driven Technique Chao, Ting-sheng; Lo, Yu-lung; Yang, Wei-bin; Cheng, Kuo-hsing
    [電機工程學系暨研究所] 會議論文 2009-08 A Multi-Voltage Control Technique with Fast-Settling Mechanism for Low Dropout Regulator Shen, Jsung-mo; Yang, Wei-bin; Hsieh, Chang-yu; Lo, Yu-lung
    [電機工程學系暨研究所] 會議論文 2008-11 A 320-MHz 8bit × 8bit pipelined multiplier in ultra-low supply voltage Liang, Yung-chih; Huang, Ching-ji; Yang, Wei-bin
    [電機工程學系暨研究所] 會議論文 2008-07 A New Low Power, High Speed Double-Edge Triggered Flip-Flop Wu, Chung-Lin; Yang, Wei-Bin; Rau, Jiann-Chyi; Wang, Chi-Hsiung
    [電機工程學系暨研究所] 會議論文 2008-04-16 A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III Cheng, Kuo-hsing; Hung, Cheng-liang; Chang, Chih-hsien; Lo, Yu-lung; Yang, Wei-bin; Miaw, Jiunn-way
    [電機工程學系暨研究所] 會議論文 2007-04 A 30Phase 500MHz PLL for 3X Over-Sampling Clock Data Recovery Cheng, Kuo-Hsing; Chen, Chao-An; Yang, Wei-Bin; Cho, Feng-Hsin
    [電機工程學系暨研究所] 會議論文 2006-12 A New Dynamic Floating Input D Flip-Flop (DFIDFF) for High Speed and Ultra Low Voltage Divided-by 4/5 Prescaler Jau, Ting-sheng; Yang, Wei-bin; Lo, Yu-lung
    [電機工程學系暨研究所] 會議論文 2006-12 Analysis and Design of High Performance, Low Power Multiple Ports Jau, Ting-sheng; Yang, Wei-bin; Chang, Chung-yu
    [電機工程學系暨研究所] 會議論文 2006-05 The new improved pseudo fractional-N clock generator with 50% duty cycle Kuo, Shu-chang; Hung, Tzu-chien; Yang, Wei-bin
    [電機工程學系暨研究所] 會議論文 2005-08-29 The New Approach of Programmable Pseudo Fractional-N Clock Generator for GHz Operation with 50% Duty Cycle Yang, Wei-bin; Kuo, Shu-chang; Chu, Yuan-hua; Cheng, Kuo-hsing
    [電機工程學系暨研究所] 會議論文 2004-05 A Dual-slope Phase Frequency Detector and Charge Pump Architecture to Achieve Fast Locking of Phase-Locked Loop Cheng, Kuo-hsing; Yang, Wei-bin; Ying, Cheng-ming
    [電機工程學系暨研究所] 會議論文 2001-09 A difference detector PFD for low jitter PLL 鄭國興; Cheng, Kuo-hsing; Yao, Tse-hua; Jiang, Shu-yu; Yang, Wei-bin
    [電機工程學系暨研究所] 會議論文 2001-05-06 A low-power high driving ability voltage control oscillator used in PLL 鄭國興; Cheng, Kuo-hsing; Yang, Wei-bin; Chung, Chun-fu
    [電機工程學系暨研究所] 會議論文 1999-09-05 The suggestion for CFS CMOS buffer Cheng, Kuo-hsing; Yang, Wei-bin; 鄭國興
    [電機工程學系暨研究所] 會議論文 1999-08 A Low-Power CMOS Output Buffer Cheng, Kuo-Hsing; Yang, Wei-Bin
    [電機工程學系暨研究所] 會議論文 1997-11-29 Low-voltage-swing low-power CMOS buffer 鄭國興; Cheng, Kuo-hsing; Yang, Wei-bin
    [電機工程學系暨研究所] 會議論文 1997-08-21 A 1.2V 32-bit CMOS adder design using convertional 5V CMOS process 鄭國興; Cheng, Kuo-hsing; Yang, Wei-bin; Laiw, Yii-yih
    [電機工程學系暨研究所] 會議論文 1997-08 The Charge-Transfer Feedback-Controlled Split-Path CMOS Buffer Cheng, Kuo-Hsing; Yang, Wei-Bin; Huang, Hong-Yi
    [電機工程學系暨研究所] 會議論文 1997-08 A 1.2V 32-bit CMOS Adder Design Using Conventional 5V CMOS Process Cheng, Kuo-Hsing; Yee, Liow Yu; Liaw, Yii-Yih; Yang, Wei-Bin
    [電機工程學系暨研究所] 期刊論文 2015-10 A 25 MHz crystal less clock generator with background calibration against process and temperature variation Yang, Wei-Bin; Hong, Ming-Hao
    [電機工程學系暨研究所] 期刊論文 2015-02 A Robust Oscillator for Embedded System without External Crystal Yang, Wei-Bin; Wang, Chi-Hsiung; Chou, I-Ting
    [電機工程學系暨研究所] 期刊論文 2013-05 A multiple frequency clock generator using wide operation frequency range phase interpolator Yang, Wei-Bin; Wang, Chi-Hsiung; Yeh, Sheng-Shih; Liao, Chao-Cheng
    [電機工程學系暨研究所] 期刊論文 2013-03 A new phase interpolator circuit for frequency multiplication design in embedded system Yang, Wei-Bin; Wang, Chi-Hsiung; Xie, Shao-Jyun; Yang, Wei-Bin
    [電機工程學系暨研究所] 期刊論文 2013-01 Low-Power Fast-Settling Low-Dropout Regulator Using a Digitally Assisted Voltage Accelerator for DVFS Application Yang, Wei-Bin; Wang, Chi Hsiung; Chang, Hsiang Hsiung; Hong, Ming Hao; Shen, Jsung Mo
    [電機工程學系暨研究所] 期刊論文 2012 A Robust Oscillator for Embedded System without External Crystal Yang, Wei-Bin; Wang, Chi-Hsiung; Chou, I-Ting; Wang, Chi-Hsiung
    [電機工程學系暨研究所] 期刊論文 2011-10 A synthesizable pseudo fractional-N clock generator with improved duty cycle output Yang, Wei-Bin; Hsieh, Chang-Yo; Ynag, Wei-Bin
    [電機工程學系暨研究所] 期刊論文 2011-01 A 0.5 V 320 MHz 8 bit×8 bit pipelined multiplier in 130 nm CMOS process Yang, Wei-Bin; Liao, Chao-Cheng; Liang, Yung-Chih; Yang, Wei-Bin
    [電機工程學系暨研究所] 期刊論文 2011 The High-Performance and Low-Power CMOS Output Driver Design Cheng, Ching-tsan; Wang, Chi-hsiung; Liao, Pei-hsuan; Yang, Wei-bin; Lo, Yu-lung; Cheng, Ching-tsan; Wang, Chi-hsiung; Liao, Pei-hsuan; Yang, Wei-bin; Lo, Yu-lung
    [電機工程學系暨研究所] 期刊論文 2010-09 High Efficiency Concurrent Embedded Block Coding Architecture for JPEG 2000 Lin, Tsung-Da; Yang, Wei-Bin; Hsieh, Chang-Yu; Hsieh, Chang-Yu
    [電機工程學系暨研究所] 期刊論文 2010-03 A Pseudo Fractional-N Clock Generator with 50% Duty Cycle Output Yang, Wei-Bin; Lo, Yu-Lung; Chao, Ting-Sheng; Yang, Wei-Bin
    [電機工程學系暨研究所] 期刊論文 2009-06 High-Speed and Ultra-Low-Voltage Divide-by-4/5 Counter for Frequency Synthesizer Lo, Yu-lung; Yang, Wei-bin; Chao, Ting-sheng; Cheng, Kuo-hsing; Lo, Yu-lung
    [電機工程學系暨研究所] 期刊論文 2009-05 Designing an Ultralow-Voltage Phase-Locked Loop Using a Bulk-Driven Technique Lo, Yu-lung; Yang, Wei-bin; Chao, Ting-sheng; Cheng, Kuo-hsing; Lo, Yu-lung; Yang, Wei-bin; Chao, Ting-sheng; Cheng, Kuo-hsing
    [電機工程學系暨研究所] 期刊論文 2004-10 低功率多輸出入埠暫存器檔案之分析與設計 楊維斌
    [電機工程學系暨研究所] 期刊論文 2004-10 動態調整電源電壓與操作頻率以降低系統晶片之功率消耗 楊維斌
    [電機工程學系暨研究所] 期刊論文 2003-11 A Dual-Slope Phase Frequency Detector and Charge Pump Architecture to Achieve Fast Locking of Phase-Locked Loop Cheng, Kuo-hsing; Yang, Wei-bin; Ying, Cheng-ming
    [電機工程學系暨研究所] 期刊論文 1999-03 The charge-transfer feedback-controlled split-path CMOS buffer Cheng, Kuo-hsing; Yang, Wei-bin; Huang, Hong-yi
    [電機工程學系暨研究所] 研究報告 2013-08 新型超低輸入電壓與高電流效率之全數位式低壓降線性穩壓電路研製 楊維斌
    [電機工程學系暨研究所] 研究報告 2012-08 具自動補償製程、電壓及溫度漂移之低供應電壓參考時脈振盪器研製 楊維斌
    [電機工程學系暨研究所] 研究報告 2011-08 具高可靠度之低電源電壓參考時脈研製 楊維斌
    [電機工程學系暨研究所] 研究報告 2010 具高製程、電壓與溫度容忍度之低功耗參考時脈產生器電路研製 楊維斌
    [電機工程學系暨研究所] 研究報告 2009 具資料維持之低靜態功耗暫存器檔案 楊維斌

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋