English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 58323/91877 (63%)
造訪人次 : 14334521      線上人數 : 115
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋

    類別瀏覽

    正在載入社群分類, 請稍候....

    年代瀏覽

    正在載入年代分類, 請稍候....

    "Chen, Hsin-chuan"的相關文件 

    回到依作者瀏覽

    顯示 10 項.

    類別 日期 題名 作者 檔案
    [電機工程學系暨研究所] 期刊論文 2005-08 A Low-Jitter Phase-Interpolation Direct Digital Synthesizer Using Single Capacitor Integration Chen, Hsin-chuan; 江正雄; Chiang, Jen-shiun
    [電機工程學系暨研究所] 期刊論文 2003-09 Design of a Low-Power Configurable-Way Cache Applied in Multiprocessor Systems 江正雄; Chen, Hsin-chuan; Chiang, Jen-shiun
    [電機工程學系暨研究所] 學位論文 2005 Designs of high-performance and low-power cache architectures 陳信全; Chen, Hsin-chuan
    [電機工程學系暨研究所] 會議論文 2001-07 A Fast Sequential MRU Cache with Competitive Hardware Cost Chen, Hsin-Chuan; Chiang, Jen-Shiun; Lin, Yu-Sen
    [電機工程學系暨研究所] 會議論文 2003-08 A Jitter-Free Phase-Interpolation Direct Digital Synthesizer Using Two-Phase Integration Chen, Hsin-Chuan; Chiang, Jen-Shiun; Chen, Hsing-Ying
    [電機工程學系暨研究所] 會議論文 2002-08 A ROM-Less Direct Digital Synthesizer Using Piecewise Linear Approximation Chen, Hsin-Chuan; Chiang, Jen-Shiun; Kuo, Chung-Yu
    [電機工程學系暨研究所] 期刊論文 2004-09-25 A low-jitter phase-interpolation DDS using dual-slope integration Chen, Hsin-chuan; 江正雄; Chiang, Jen-shiun
    [電機工程學系暨研究所] 會議論文 2005-03 Low-power way-predicting cache using valid-bit pre-decision for parallel architectures Chen, Hsin-Chuan; Chiang, Jen-Shiun
    [電機工程學系暨研究所] 期刊論文 2001-12 High Speed Sequential MRU Caches Chen, Hsin-chuan; Chiang, Jen-shiun; Lin Yu-sen
    [電機工程學系暨研究所] 期刊論文 2005-07 Design of an Adjustable-way Cache for Energy Reduction Chen, Hsin-chuan; Chiang, Jen-shiun

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋