English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 56423/90260 (63%)
造訪人次 : 11694981      線上人數 : 34
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/96041


    題名: A Low-Power CMOS Output Buffer
    作者: Cheng, Kuo-Hsing;Yang, Wei-Bin
    貢獻者: 淡江大學電機工程學系
    關鍵詞: 電路設計;互補式金屬氧化物半導體;輸出緩衝器;低擺幅靴帶回授控制分路;Circuit Design;Complementary Metal-Oxide Semiconductor;Output Buffer;Low-Swing Bootstrapped Feedback-Controlled Split-Path
    日期: 1999-08
    上傳時間: 2014-02-13 11:38:09 (UTC+8)
    摘要: A low-power CMOS output buffer, called the low-swing bootstrapped feedback-controlled split-path (LBFS) CMOS buffer is proposed.By using the feedback-controlled split-path method, the short-circuit current of the output inverter stage is eliminated. The dynamic power dissipation of the LBFS CMOS buffer can be reduced by limited the gate voltage swing of the output inverter. Moreover, the propagation delay of the LBFS buffer is also reduced by non-full-swing gate voltage of the output inverter. By HSPICE simulation, the power dissipation and the noise of the LBFS CMOS buffer can be reduced over 20% in comparison to conventional CMOS tapered buffer under various supply voltage, operating frequency and capacitive load.
    關聯: 第十屆超大型積體電路設計暨計算機輔助設計技術研討會技術論文集=Proceedings of the Tenth VLSI Design/CAD Symposium,頁209-212
    顯示於類別:[電機工程學系暨研究所] 會議論文

    文件中的檔案:

    檔案 大小格式瀏覽次數
    A Low-Power CMOS Output Buffer_英文摘要.docx15KbMicrosoft Word117檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋