English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 50123/85142 (59%)
造訪人次 : 7898629      線上人數 : 43
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/96039

    題名: A Core-Based Test Methodology for Fast Multipliers
    作者: Rau, Jiann-Chyi;Lin, Chia-Hung;Lin, Ching-Hsiu
    貢獻者: 淡江大學電機工程學系
    關鍵詞: 快速多工器;測試策略;核心基礎;矽智產;系統單晶片;數位信號處理器;Fast multiplexer;Test strategy;Core-based;Intellectuall property(IP);System-on-a-chip (SOC);Digital signal processor (DSP)
    日期: 2003-08
    上傳時間: 2014-02-13 11:37:54 (UTC+8)
    摘要: To test core-based SoCs, an important step is to get the efficient test vectors for testing cores. Soft cores are usually provided with hardware description languages such as VHDL and Verilog. It is much more difficult to generate test vectors at higher level than at logic level. For core vendors, they design their IP cores not only add design for testability (DFT) strategyf or its cores, but also provide the most effective test vectors for core users. Based on this issue, in this paper, we propose a method to generate pseudo-exhaustive test patterns at functional level. The proposed method can be used to generate test patterns for IP cores, especially, for soft IPs.
    關聯: 第十四屆超大型積體電路設計暨計算機輔設計技術研討會論文摘要集=Proceedings of The 14th VLSI Design/CAD Symposium,頁437-440
    顯示於類別:[電機工程學系暨研究所] 會議論文


    檔案 大小格式瀏覽次數
    A Core-Based Test Methodology for Fast Multipliers_英文摘要.docx15KbMicrosoft Word75檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋