English  |  正體中文  |  简体中文  |  Items with full text/Total items : 52047/87178 (60%)
Visitors : 8691301      Online Users : 101
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/96038

    Title: Pseudo-Exhaustively Testing VLSI Circuits Using Enhanced Tree-Structured Scan Chains
    Authors: Rau, Jiann-Chyi;Kuo, Kuo-Chun;Yang, Ta-Wei
    Contributors: 淡江大學電機工程學系
    Keywords: 準徹底測試;超大規模積體電路;樹狀結構掃描鏈;線性回饋移位暫存器;待測電路;Pseudo-exhaustively testing;Very large scale integrated circuit(VLSI);Tree-structured scan chain;Linear feedback shift register(LFSR);Circuit under test (CUT)
    Date: 2003-08
    Issue Date: 2014-02-13 11:37:47 (UTC+8)
    Abstract: As the test pattern requirement of a pseudo-exhaustive testing is fewer than the traditional exhaustive testing, many approaches and architectures are proposed to implement the pseudo-exhaustive testing. Although these methods and architectures employ LFSR to generate the exhaustive pseudo random test patterns could successfully cut down the test time, the same problem of invalid test patterns should still be considered. To avoid these invalidt est patterns, it requires new strategy to solve this problem. Since different seeds of the LFSR dominate different simulation results, seed selection is not arbitrary any more. A suggestive threshold stop point for new strategy, which tries to solve "invalid test patterns" problem, is defined in this paper. Based on the concept of careful seed selection, an enhanced tree-structured scan chain is proposed to shorten total test cycle time again.
    Relation: 第十四屆超大型積體電路設計暨計算機輔設計技術研討會論文摘要集=Proceedings of The 14th VLSI Design/CAD Symposium,頁305-308
    Appears in Collections:[電機工程學系暨研究所] 會議論文

    Files in This Item:

    File SizeFormat
    Pseudo-Exhaustively Testing VLSI Circuits Using Enhanced Tree-Structured Scan Chains_英文摘要.docx16KbMicrosoft Word66View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback