English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 49189/83570 (59%)
造訪人次 : 7087532      線上人數 : 61
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/96036


    題名: 2.4GHz CMOS Power Amplifier with Dynamic Bias Circuits for Efficiency Improvement
    作者: Chiang, Jen-Shiun;Chen, Jim-Wen
    貢獻者: 淡江大學電機工程學系
    關鍵詞: 2.4十億赫茲;功率放大器;動態偏壓電路;效率改善;偏壓控制;2.4 GHz;Power amplifier;Dynamic bias circuit;Effeciencyimprovement;Bias control
    日期: 2003-08
    上傳時間: 2014-02-13 11:37:33 (UTC+8)
    摘要: This work presents a dynamic gate bias circuit for bias control to maximize power added efficiency based on the class-A two-stage power amplifier. The proposed circuits are composed of two NMOS transistors, a capacitor for coupling RF input signal, four resistors for bias, and a RF choke. The circuit is implemented due to the bias control at the two-stage power amplifier to improve the overall power added efficiency and delivers 23dBm output power at 2.4GHz. The circuit can improve the power efficiency for small RF signals. The simulation indicates that the efficiency is improved more than 100% at 0dBm input signal. This proposed power amplifier can be applied to the transceivers of IEEE 802.11a, 11b, and Bluetooth.
    關聯: 第十四屆超大型積體電路設計暨計算機輔設計技術研討會論文摘要集=Proceedings of The 14th VLSI Design/CAD Symposium,頁125-128
    顯示於類別:[電機工程學系暨研究所] 會議論文

    文件中的檔案:

    檔案 大小格式瀏覽次數
    2.4GHz CMOS Power Amplifier with Dynamic Bias Circuits for Efficiency Improvement_英文摘要.docx15KbMicrosoft Word230檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋