Design of Low-Power Content Addressable Memory Cell

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/96035

請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/96035

題名:	Design of Low-Power Content Addressable Memory Cell
作者:	Cheng, Kuo-Hsing;Wei, Chia-Hung;Wu, Chen-Lung
貢獻者:	淡江大學電機工程學系
關鍵詞:	低功率;可定址記憶體記憶單元;滿足定址記憶體;隨機存取記憶體;非同步傳輸模式;Low power;Addressable memory cell;Content adddressable memory (CAM);Random-access memory (RAM);Asynchronous transfer mode (ATM)
日期:	2003-08
上傳時間:	2014-02-13 11:37:26 (UTC+8)
摘要:	Content Addressable Memory (CAM), a large amount of energy is generally expended charging and discharging most of the match lines on most cycles. In this paper, a new low-power CAM cell design is proposed to reduce the comparison power of CAM cell. Moreover, in the CAM word circuit design, a staticpseudo nMOS logic structure with a precomputation approach is used to effectively avoid the frequently switching in the match lines. The HSPICE simulation results are based on TSMC 0.25 m μ CMOS process with2.5 V supply voltage. The power consumption of the proposed CAM is 16.38 mW under 300 MHz operation frequency. Moreover, the power-performance metric is13.33 fJ/bit/search for random inputs.
關聯:	第十四屆超大型積體電路設計暨計算機輔設計技術研討會論文摘要集=Proceedings of The 14th VLSI Design/CAD Symposium，頁245-248
顯示於類別:	[電機工程學系暨研究所] 會議論文

文件中的檔案:

檔案	大小	格式	瀏覽次數
Design of Low-Power Content Addressable Memory Cell_英文摘要.docx	15Kb	Microsoft Word	177	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章