Design of Low-Power Content Addressable Memory Cell

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/96035

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/96035

Title:	Design of Low-Power Content Addressable Memory Cell
Authors:	Cheng, Kuo-Hsing;Wei, Chia-Hung;Wu, Chen-Lung
Contributors:	淡江大學電機工程學系
Keywords:	低功率;可定址記憶體記憶單元;滿足定址記憶體;隨機存取記憶體;非同步傳輸模式;Low power;Addressable memory cell;Content adddressable memory (CAM);Random-access memory (RAM);Asynchronous transfer mode (ATM)
Date:	2003-08
Issue Date:	2014-02-13 11:37:26 (UTC+8)
Abstract:	Content Addressable Memory (CAM), a large amount of energy is generally expended charging and discharging most of the match lines on most cycles. In this paper, a new low-power CAM cell design is proposed to reduce the comparison power of CAM cell. Moreover, in the CAM word circuit design, a staticpseudo nMOS logic structure with a precomputation approach is used to effectively avoid the frequently switching in the match lines. The HSPICE simulation results are based on TSMC 0.25 m μ CMOS process with2.5 V supply voltage. The power consumption of the proposed CAM is 16.38 mW under 300 MHz operation frequency. Moreover, the power-performance metric is13.33 fJ/bit/search for random inputs.
Relation:	第十四屆超大型積體電路設計暨計算機輔設計技術研討會論文摘要集=Proceedings of The 14th VLSI Design/CAD Symposium，頁245-248
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Size	Format
Design of Low-Power Content Addressable Memory Cell_英文摘要.docx	15Kb	Microsoft Word	177	View/Open