淡江大學機構典藏:Item 987654321/96034
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 62805/95882 (66%)
造访人次 : 3928464      在线人数 : 728
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧：
  • 您可在西文检索词汇前后加上"双引号"，以获取较精准的检索结果
  • 若欲以作者姓名搜寻，建议至进阶搜寻限定作者字段，可获得较完整数据
    •  进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/96034


    题名: A 14-Bit, 200 MS/S Digital-To-Analog Converter Without Trimming
    作者: Cheng, Kuo-Hsing;Li, Po-Yu;Chen, Tsung-Shen
    贡献者: 淡江大學電機工程學系
    关键词: 數位類比轉換器;修剪;差動非線性誤差;累增非線性誤差;最小位元;Digital analog converter (DAC);Trimming;Differential non-linearity(DNL);Integral non-linearity (INL);Least significant bit (LSB)
    日期: 2003-08
    上传时间: 2014-02-13 11:37:20 (UTC+8)
    摘要: In this paper, a 14-bit, low DNL error, 200M sample/s, current-steering digital to analog converter without trimming is proposed and analyzed. A novel feedback gain stage current mirror is proposed for improving the DAC's differential non-linearity (DNL) and integral nonlinearity(INL) characteristic. The proposed current steering DAC is designed and an experimental chip was implemented based on the TSMC 0.25um 1P5M CMOS process with a 2.5V supply voltage The post-layout simulation results show that both the DNL and INL oft his DAC are good. The DNL and INL are better than �0.06 least significant bit (LSB) and �0.06 0LSB, respectively.
    關聯: 第十四屆超大型積體電路設計暨計算機輔設計技術研討會論文摘要集=Proceedings of The 14th VLSI Design/CAD Symposium，頁205-208
    显示于类别:[電機工程學系暨研究所] 會議論文

    文件中的档案:

    档案 大小格式浏览次数
    A 14-Bit, 200 MS／S Digital-To-Analog Converter Without Trimming_英文摘要.docx15KbMicrosoft Word284检视/开启

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈