English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 58317/91854 (63%)
造訪人次 : 14017306      線上人數 : 98
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/96033

    題名: A Jitter-Free Phase-Interpolation Direct Digital Synthesizer Using Two-Phase Integration
    作者: Chen, Hsin-Chuan;Chiang, Jen-Shiun;Chen, Hsing-Ying
    貢獻者: 淡江大學電機工程學系
    關鍵詞: 無震盪;相位插入;直接數位合成器;二相位積分;數位類比轉換器;鎖相迴路;Jitter-free;Phase-interpolation;Direct digital synthesizer (DDS);Two-phase integration;Digital analog converter (DAC);Phase lockedloop (PLL)
    日期: 2003-08
    上傳時間: 2014-02-13 11:37:13 (UTC+8)
    摘要: There exists a phase jitter problem in using the conventional direct digital frequency synthesizer (DDS)as a pulse or clock generator, and most of the existed solving methods employ the phase interpolation to generate a pulse or clock with correct time intervals. In this paper, a new phase-interpolation DDS scheme is proposed, which uses the output of the adder within the phase accumulator to provide an initial voltage on an integration capacitor in the first phase, and then performs integration operation on the integration capacitor in the second phase. Therefore, this DDS can correct the phase error at each overflow of the phase accumulator. Furthermore, no ROM tables and D/A converters are required, the proposed DDS using a two-phase integration not only provides a jitter-free clock output to reduce its spurious level, but also has a low hardware complexity.
    關聯: 第十四屆超大型積體電路設計暨計算機輔設計技術研討會論文摘要集=Proceedings of The 14th VLSI Design/CAD Symposium,頁565-568
    顯示於類別:[電機工程學系暨研究所] 會議論文


    檔案 大小格式瀏覽次數
    A Jitter-Free Phase-Interpolation Direct Digital Synthesizer Using Two-Phase Integration_英文摘要.docx15KbMicrosoft Word194檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋