淡江大學機構典藏:Item 987654321/96032
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 62830/95882 (66%)
造訪人次 : 4042951      線上人數 : 1036
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧：
  • 您可在西文檢索詞彙前後加上"雙引號"，以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋，建議至進階搜尋限定作者欄位，可獲得較完整資料
    •  進階搜尋


    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/96032


    題名: A High Speed Radix-4 Carry Free Division Architecture
    作者: Chiang, Jen-Shiun;Tsai, Min-Shiou;Chiu, Yi-Fang
    貢獻者: 淡江大學電機工程學系
    關鍵詞: 浮點分割;Svoboda-Tung分割;標注數位碼系統;Floating-Point Division;Svoboda-Tung Division;Signed Digit Number System
    日期: 2000-08
    上傳時間: 2014-02-13 11:37:02 (UTC+8)
    摘要: A novel floating-point division architecture with IEEE 754-1985 standard is proposed in this paper. This architecture is based on New Svoboda-Tung division algorithm and radix-4 MROR signed digit number system.The binary number to radix-4 MROR signed number conversion and prescaling of this divider are implemented together by a very simple scheme and they take very few cycle times. A new MROR signed digit adder with carry free characteristic is proposed for addition and subtraction, and this adder can improve the cycle time significantly. Based on this scheme, a 32-b/32-b divider is designed in Verilog HDL; the simulation result shows that this architecture is feasible to a real divider.
    關聯: 第十一屆超大型積體電路設計暨計算機輔助設計技術研討會技術論文集=Proceedings of the 11th VLSI Design/CAD Symposium，頁175-178
    顯示於類別:[電機工程學系暨研究所] 會議論文

    文件中的檔案:

    檔案 大小格式瀏覽次數
    A High Speed Radix-4 Carry Free Division Architecture_英文摘要.docx15KbMicrosoft Word143檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋