English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 49200/83641 (59%)
造訪人次 : 7098381      線上人數 : 34
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/96024

    題名: A 1.2V Low-Power TSPC Complementary Pass-Transistor Logic
    作者: Cheng, Kuo-Hsing;Chen, Jian-Hung
    貢獻者: 淡江大學電機工程學系
    關鍵詞: 互補式被動電晶體邏輯;真實單相時序;低功率;緩衝器;電路模擬;Complementary Pass-Transistor Logic;True-Single-Phase Clock;Low Power;Buffer;Circuit Simulation
    日期: 1997-08
    上傳時間: 2014-02-13 11:36:08 (UTC+8)
    摘要: This paper describes a new low-voltage low-power TSPC complementary pass-transistor logic circuit for 1.2V applications. The proposed logic circuits are implemented with only NMOS differential pass- transistor logic network and controlled by true-single-phase clock signal to form the pipelined structures. Due to the limited voltage swing and current-sensing scheme, the proposed TSPC logic circuits have certain advantages in both operation speed and power dissipation. Moreover, it can be designed and fabricated without changing the conventional 5V, 0.6μm CMOS process. Based upon the HSPICE simulation results the differential-input TSPC structure reach a 185MHz operation frequency in a adder circuit for 1.2V supply voltage.
    關聯: 第八屆超大型積體電路設計暨計算機輔助設計技術研討會論文集(VLSICAD)=Proceedings of the 8th VLSI Design/CAD Symposium,頁357-360
    顯示於類別:[電機工程學系暨研究所] 會議論文


    檔案 大小格式瀏覽次數
    A 1.2V Low-Power TSPC Complementary Pass-Transistor Logic_英文摘要.docx15KbMicrosoft Word257檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋