English  |  正體中文  |  简体中文  |  Items with full text/Total items : 51955/87093 (60%)
Visitors : 8509590      Online Users : 83
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/96023

    Title: The Design and Implementation of a 3.3V 400MHz All Digital Phase-Locked Loop
    Authors: Chen, Kuang-Yuan;Chiang, Jen-Shiun
    Contributors: 淡江大學電機工程學系
    Keywords: 全數位;鎖相迴路;電路設計;數位控制振盪器;頻率比較器;相位偵測器;All Digital;Phase Locked Loop;Circuit Design;Digital Control Oscillator;Frequency Comparator;Phase Detector
    Date: 1997-08
    Issue Date: 2014-02-13 11:36:01 (UTC+8)
    Abstract: This paper is to design and implement an all digital phase-locked loop (ADPLL) circuit. The core of the ADPLL is the switch-tuning digital control oscillator (DCO). Our design of the DCO has features of small hardware cost. This ADPLL has characteristics of fast frequency locking, full digitization, easy design and implementation, and good stability. It is suitable to be used as the clock generator for high performance microprocessors. A prototype of this ADPLL chip is designed and implemented by TSMC's 0.6um SPDM CMOS process. The simulation shows that this chip can operate in the range between 60MHz and 400MHz, and operates at 4x the reference clock frequency. The phase lock process is 47 clock cycles, and the phase error is less than 0.1ns. The chip consists of 4026 MOS transistors and the core size of the VLSI layout is 923.mu.m*921.mu.m.
    Relation: 第八屆超大型積體電路設計暨計算機輔助設計技術研討會論文集(VLSICAD)=Proceedings of the 8th VLSI Design/CAD Symposium,頁173-176
    Appears in Collections:[電機工程學系暨研究所] 會議論文

    Files in This Item:

    File SizeFormat
    The Design and Implementation of a 3.3V 400MHz All Digital Phase-Locked Loop_英文摘要.docx15KbMicrosoft Word98View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback