淡江大學機構典藏:Item 987654321/96019
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 62805/95882 (66%)
造访人次 : 3984473      在线人数 : 298
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧：
  • 您可在西文检索词汇前后加上"双引号"，以获取较精准的检索结果
  • 若欲以作者姓名搜寻，建议至进阶搜寻限定作者字段，可获得较完整数据
    •  进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/96019


    题名: A Fast Sequential MRU Cache with Competitive Hardware Cost
    作者: Chen, Hsin-Chuan;Chiang, Jen-Shiun;Lin, Yu-Sen
    贡献者: 淡江大學電機工程學系
    关键词: 目前最常使用快取;集合關聯式快取;平均存取時間;硬體成本;平行架構;Most Recently Used Cache;Set Associative Cache;Average Access Time;Hardware Cost;Parallel Architecture
    日期: 2001-07
    上传时间: 2014-02-13 11:35:30 (UTC+8)
    摘要: The tradeoff between direct-mapped caches and set-associative cachesis an important issue in the research on the performance of caches.The set-associative caches with higher associativity provide lowermiss rate, however, they suffer from longer hit access time. MRU (mostrecently used) cache is one of the set-associative caches that addressimplementation of associativity higher than two. However, the accesstime is increased because the MRU information must be fetched beforeaccessing the MRU cache. In this paper, we propose a hardware schemethat separately divides tag memory and data memory into n banksassociated with two multiplexors to reduce the sequential search time.Applying this approach to the access organization of an MRU cache canimprove the access time of the sequential MRU cache. Furthermore, thefirst hit access time of the proposed architecture is almost equal tothat of the MRU cache with parallel search, but the hardwarecomplexity is less than that of the parallel search MRU cache. Theproposed hardware scheme provides an excellent average access timewhen the associativity is 4-way, and it could be applied to parallelarchitectures, such as the multiprocessor system, to increase theoverall system performance.
    關聯: 第二屆國際平行與分散式計算機應用及技術會議論文集=Proceedings,The Second International Conference on Parallel and Distributed Computing,Applications,and Technologies，頁220-227
    显示于类别:[電機工程學系暨研究所] 會議論文

    文件中的档案:

    档案 大小格式浏览次数
    A Fast Sequential MRU Cache with Competitive Hardware Cost_英文摘要.docx15KbMicrosoft Word113检视/开启

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈