English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 49983/85139 (59%)
造訪人次 : 7798187      線上人數 : 50
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/96019

    題名: A Fast Sequential MRU Cache with Competitive Hardware Cost
    作者: Chen, Hsin-Chuan;Chiang, Jen-Shiun;Lin, Yu-Sen
    貢獻者: 淡江大學電機工程學系
    關鍵詞: 目前最常使用快取;集合關聯式快取;平均存取時間;硬體成本;平行架構;Most Recently Used Cache;Set Associative Cache;Average Access Time;Hardware Cost;Parallel Architecture
    日期: 2001-07
    上傳時間: 2014-02-13 11:35:30 (UTC+8)
    摘要: The tradeoff between direct-mapped caches and set-associative cachesis an important issue in the research on the performance of caches.The set-associative caches with higher associativity provide lowermiss rate, however, they suffer from longer hit access time. MRU (mostrecently used) cache is one of the set-associative caches that addressimplementation of associativity higher than two. However, the accesstime is increased because the MRU information must be fetched beforeaccessing the MRU cache. In this paper, we propose a hardware schemethat separately divides tag memory and data memory into n banksassociated with two multiplexors to reduce the sequential search time.Applying this approach to the access organization of an MRU cache canimprove the access time of the sequential MRU cache. Furthermore, thefirst hit access time of the proposed architecture is almost equal tothat of the MRU cache with parallel search, but the hardwarecomplexity is less than that of the parallel search MRU cache. Theproposed hardware scheme provides an excellent average access timewhen the associativity is 4-way, and it could be applied to parallelarchitectures, such as the multiprocessor system, to increase theoverall system performance.
    關聯: 第二屆國際平行與分散式計算機應用及技術會議論文集=Proceedings,The Second International Conference on Parallel and Distributed Computing,Applications,and Technologies,頁220-227
    顯示於類別:[電機工程學系暨研究所] 會議論文


    檔案 大小格式瀏覽次數
    A Fast Sequential MRU Cache with Competitive Hardware Cost_英文摘要.docx15KbMicrosoft Word77檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋