English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 58323/91876 (63%)
造访人次 : 14053653      在线人数 : 43
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/95925

    题名: An Efficient VLSI Architecture for 2-D DWT using Lifting Scheme
    作者: Chiang, Jen-Shiun;Hsia, Chih-Hsien
    贡献者: 淡江大學電機工程學系
    日期: 2005-04
    上传时间: 2014-02-13 11:22:03 (UTC+8)
    摘要: In this paper, we propose a highly efficient VLSI architecture for 2-D lifting-based 5/3 filter discrete wavelet transform (DWT). The architecture is based on the pipelined and folding scheme processing to achieve near 100% hardware utilization ratio and reduce the silicon area. The advantages of the proposed DWT have the characteristics of higher hardware utilization, less memory requirement, and regular data flow. It is suitable for VLSI implementation and can be applied to real-time operating of JPEG2000 and MPEG4 applications.
    關聯: 2005年國際系統與信號研討會論文集=Proceedings of 2005 International Conference on System & Signals (ICSS2005),4頁
    显示于类别:[電機工程學系暨研究所] 會議論文


    档案 大小格式浏览次数
    An Efficient VLSI Architecture for 2-D DWT using Lifting Scheme_英文摘要.docx21KbMicrosoft Word109检视/开启



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈