Design of High-Efficiency Multimedia Signal Processing IP for 2-D DWT VLSI Architecture

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/95916

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/95916

题名:	Design of High-Efficiency Multimedia Signal Processing IP for 2-D DWT VLSI Architecture
作者:	Hsia, Chih-Hsien;Chiang, Jen-Shiun;Huang, Ting-Wei
贡献者:	淡江大學電機工程學系
关键词:	Discrete wavelet transform (DWT);Interlaced read scan algorithm(IRSA);Lifting-based DWT;Multiresolution;On-chip memory;Real-time
日期:	2005-11
上传时间:	2014-02-13 11:20:28 (UTC+8)
摘要:	This work presents novel algorithms and hardware architectures to improve the critical issue of 2-D discrete wavelet transform (DWT). On-chip memory cost is a very important problem in multimedia IC design. The architecture is based on the proposed interlaced read scan algorithm (IRSA) and pipeling scheme processing to achieve low-memory size and high-speed operation. The proposed lifting-based DWT architecture has the advantages of lower computational complexity. Meanwhile, our architecture can also provide embedded symmetric boundary extension function and regular data flow, and is suitable for VLSI implementation. It can be applied to real-time image/video operating of JPEG 2000 and MPEG-4 applications. A 2-D DWT VLSI test chip was designed and simulated by TSMC 0.35.mu. m 1P4M CMOS technology. The memory requirement of the N*N 2-D DWT is N and it can operate at 100MHz clock frequency.
關聯:	2005民生電子暨信號處理研討會論文集=Proceedings of Workshop on Consumer Electronics and Signal Processing，6頁
显示于类别:	[電機工程學系暨研究所] 會議論文

文件中的档案:

档案	大小	格式	浏览次数
Design of High-Efficiency Multimedia Signal Processing IP for 2-D DWT VLSI Architecture_英文摘要.docx	21Kb	Microsoft Word	185	检视/开启

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章