English  |  正體中文  |  简体中文  |  Items with full text/Total items : 51258/86283 (59%)
Visitors : 8007374      Online Users : 54
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/95895


    Title: A Novel BIST Response Analyzer Based on TLS
    Authors: Rau, Jiann-Chyi;Jone, Wen-Ben
    Contributors: 淡江大學電機工程學系
    Keywords: 內建自測試;測試圖樣產生器;輸出響應分析;超大型積體電路;Built-In Self-Testing;Test Pattern Generator;Output Response Analysis;Vlsi
    Date: 2002-08
    Issue Date: 2014-02-13 11:17:42 (UTC+8)
    Abstract: Built-In Self-Testing (BIST) of very large scale integrated circuits(VLSI) mainly consists of two components --- test pattern generator(TPG) and output response analyze (ORA). Hence, under BIST, each of the inserted bypass storage cell (bscs) needs two flip-flops. This paper presents a novel architecture for ORA. The advantages of such architecture are that most bscs need one instead of two flip- flops, leading to the less hardware overhead shown in the experimental results.
    Relation: 2002年超大型積體電路設計暨計算機輔助設計技術研討會論文集=Proceedings of of the 2002 VLSI Design/CAD Symposium,頁396-399
    Appears in Collections:[電機工程學系暨研究所] 會議論文

    Files in This Item:

    File SizeFormat
    A Novel BIST Response Analyzer Based on TLS_英文摘要.docx20KbMicrosoft Word71View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback