English  |  正體中文  |  简体中文  |  Items with full text/Total items : 49521/84656 (58%)
Visitors : 7584241      Online Users : 62
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/94517


    Title: 可變傳輸速率之超低功耗頻率鍵移解調電路設計
    Other Titles: Ultra-low power multi-rate FSK demodulator in 0.18 μm CMOS process
    Authors: 陳俊帆;Chen, Chun-Fan
    Contributors: 淡江大學電機工程學系碩士班
    施鴻源;Shih, Horng-Yuan
    Keywords: 超低功耗;無線傳輸晶片;速率可變;頻率鍵移;Ultra-Low Power;Weak Inversion;Receiver Demodulator;FSK
    Date: 2013
    Issue Date: 2014-01-23 14:43:56 (UTC+8)
    Abstract: 隨著生醫電子的快速發展,應用於健康管理以及居家照護的人體無線傳輸穿戴式或植入式生理訊號感測器將成為為來發展的趨勢,感測器所傳輸的資料包含各種控制訊號與感測結果資料,因此所需之傳輸資料速度會隨著所傳輸資料內容的不同而有很大的變化。

    由於在此類的晶片電源主要來自電池,因此電路之生命周期直接受限於電路的功率消耗。由於大部分感測電路的生命週期需求必須長達數年,甚至十年之久,因此降低感測器之功率消耗成為設計感測器電路的首要考量。

    相較於OOK調變FSK調變具有較好之抗干擾特性,本論文提出一可變傳輸速率之超低功耗頻率鍵移解調電路架構,突破先前最高解調速度10Mb/s之限制,最高可達40Mb/s,因此可大幅降低接收每單位資料所需之能源消耗,提高能源效益。

    我們在TSMC 0.18μm製程中實現一適用於人體無線傳輸之超低功耗頻率鍵移解調電路,分別對數位電路以及類比電路進行超低功耗之設計,使數位電路操作在低電壓的環境下,使類比電路之電晶體皆操作在次臨界區,當資料解調速度為40Mb/s時,電路僅消耗436.3μW,此時電路每單位資料所需之能源消耗為11pJ/bit。
    An ultra low power (ULP) frequency shift keying (FSK) receiver can be applied for wearable or implantable physiology sensors and environment monitor sensors. Comparing to on-off keying (OOK) receivers, FSK receivers provides better immunity against interference. Therefore, a ULP FSK receiver can provide stable link quality and extend life time of sensors. In this project, we propose a high data rate, ultra-low power and variable data rate FSK demodulator which can have data rate of over 40Mbps. The energy consumption per received bit of FSK demodulator can be great reduced, which results in a great improvement in energy efficiency. Owing to variable data rate of the FSK demodulator, power consumption and transmission data rate of the FSK demodulator can be trade-off for optimization under different operating conditions.

    The ULP FSK demodulator was implemented in 0.18 μm CMOS process under supply volateg of 1.8 V and 0.7 V for analog circuits and digital circuits, recepectively. The measured maximum data rate of 40 Mb/s under power consumption of 436.3 μW. Therefore, minimum energy consumption of 11 pJ per received bit can be achieved under maximum data rate of 40 Mb/s.
    Appears in Collections:[電機工程學系暨研究所] 學位論文

    Files in This Item:

    File SizeFormat
    index.html0KbHTML197View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback