English  |  正體中文  |  简体中文  |  Items with full text/Total items : 50122/85141 (59%)
Visitors : 7893487      Online Users : 37
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/94515


    Title: 應用於Coarse-Fine時間數位轉換器之增益可調時間放大器
    Other Titles: Design of gain-adjustable time amplifier for coarse-fine time-to-digital converters in 0.18 μm CMOS process
    Authors: 林盛凱;Lin, Sheng-Kai
    Contributors: 淡江大學電機工程學系碩士班
    施鴻源;Shih, Horng-Yuan
    Keywords: 時間放大器;時間至數位轉換器;增益可調;Time amplifier;time-to-digital converter;gain-adjustable
    Date: 2013
    Issue Date: 2014-01-23 14:43:51 (UTC+8)
    Abstract: 隨著科技的發展進步,各種微型化的產品越來越小;越來越快。電晶體的操作速度越來越快,隨之而來的問題,電晶體的操作電壓卻越來越低。使得要在低電壓域(Voltage Domain)設計電路變得越來越難。尤其是在類比電路的設計上,要達到高解析度變得十分困難。反之,由於電晶體的操作速度越來越快,因此在時間域(Time domain)上處理訊號可達到的解析度越來越高。

    近幾年時間數位轉換器(Time-to-digital converters, TDCs)被廣泛的使用於量測特定的事件間的時間差量,如射頻全數位頻率合成器、晶片抖動量測、單分子螢光光譜、螢光影像和雷射顯微掃描如。在高速情況下,時脈的量測,資料的傳輸及接收,在傳輸過程中雜訊之干擾問題,是很重要的問題。

    此篇論文使用不同以往於數位TA的架構,提出一個類比式的時間放大器架構,在0.18um製程下實現精確並可調整的放大倍率。將此TA架構應用於Coarse-Fine TDC中,將大大提升電路的解析度。
    With the improvement of technology, electronic products are miniaturized and are getting faster. Operating speed of transistors is getting faster and faster, with the problem, the operating voltage of the transistor is getting low. Low operating voltage results in difficulty of processing signals with high resolution in voltage domain, especially for analog circuits. On the contrary, transistors featured high speed can process signals with high resolution in time domain.

    In recent years, TDCs used for detecting time interval of specific events are widely applied in many fields such like all digital PLL, chip’s jitter, single molecule fluorescence spectroscopy, fluorescence imaging and laser scanning microscopy. In high speed situation, there have some very important issues about clock measurements; the data transmission and reception and the noise interference problems.

    This paper proposes an analog-implemented TA architecture which is different from the past works used a digital architecture of TA to achieve a large and precise time difference amplifying. With applied in a coarse-fine TDC, resolution of the TDC can be greatly enhanced.
    Appears in Collections:[電機工程學系暨研究所] 學位論文

    Files in This Item:

    File SizeFormat
    index.html0KbHTML373View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback