English  |  正體中文  |  简体中文  |  Items with full text/Total items : 49521/84656 (58%)
Visitors : 7590911      Online Users : 74
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/91684


    Title: A multiple frequency clock generator using wide operation frequency range phase interpolator
    Authors: Yang, Wei-Bin;Wang, Chi-Hsiung;Yeh, Sheng-Shih;Liao, Chao-Cheng
    Contributors: 淡江大學電機工程學系
    Keywords: Delay-time-adjustment;Duty cycle;Multiple frequency;Phase interpolator;Voltage-controlled oscillator
    Date: 2013-08-01
    Issue Date: 2013-07-25 13:57:30 (UTC+8)
    Publisher: London: Elsevier Ltd
    Abstract: This paper presents a multiple frequency clock generator that is composed of the wide operation frequency range phase interpolator and the phase combiner. The wide operation frequency range phase interpolator is developed using a delay-time-adjustment phase interpolator (DTAPI) circuit with various oscillation frequencies for different clock domain applications. The phase combiner generates multiple clock frequencies through various phase combination inputs generated by the preceding proposed phase interpolators. The varying output transition delay time of the proposed DTAPI is the result of the various oscillation frequencies of the voltage-controlled oscillator. The test chip was fabricated in a 0.18 μm CMOS process with a 1.8 V supply voltage. The measured phase noise and power dissipation are −87.28 dBc/Hz at 1 MHz offset frequency from 88.8 MHz and 1.32 mW, −77.47 dBc/Hz and 2.06 mW from 797.8 MHz, respectively. The duty cycle error rate of the output clock frequency is less than 1.5%.
    Relation: Microelectronics Journal 44(8), pp.688-695
    DOI: 10.1016/j.mejo.2013.04.004
    Appears in Collections:[電機工程學系暨研究所] 期刊論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML190View/Open
    index.html0KbHTML121View/Open
    [201308MEJ]A multiple frequency clock generator using wide operation frequency range phase interpolator.pdf1856KbAdobe PDF1458View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback