淡江大學機構典藏:Item 987654321/91672
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 62797/95867 (66%)
造访人次 : 3745165      在线人数 : 488
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/91672


    题名: Compact Test Pattern Selection for Small Delay Defect
    作者: Chia-Yuan Chang;Kuan-Yu Liao;Sheng-Chang Hsu;Li, J.C.;Rau, Jiann-Chyi
    贡献者: 淡江大學電機工程學系
    日期: 2013-06
    上传时间: 2013-07-24 15:36:47 (UTC+8)
    出版者: Piscataway: Institute of Electrical and Electronics Engineers
    摘要: This letter proposes an algorithm that selects a small number of test patterns for small delay defects from a large N-detect test set. This algorithm uses static upper and lower bound analysis to quickly estimate the sensitized path length so that the central processing unit (CPU) time can be reduced. By ignoring easy faults, only a partial fault dictionary, instead of a complete fault dictionary, is built for test pattern selection. Experimental results on large International Test Conference benchmark circuits show that, with very similar quality, the selected test set is 46% smaller and the CPU time is 42% faster than that of timing-aware automated test pattern generation (ATPG). With the proposed selection algorithm, small delay defect test sets are no longer very expensive to apply.
    關聯: Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 32(6), pp.971-975
    DOI: 10.1109/TCAD.2013.2237946
    显示于类别:[電機工程學系暨研究所] 期刊論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    index.html0KbHTML224检视/开启
    index.html0KbHTML199检视/开启

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈