Compact Test Pattern Selection for Small Delay Defect

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Journal Article > Item 987654321/91672

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/91672

Title:	Compact Test Pattern Selection for Small Delay Defect
Authors:	Chia-Yuan Chang;Kuan-Yu Liao;Sheng-Chang Hsu;Li, J.C.;Rau, Jiann-Chyi
Contributors:	淡江大學電機工程學系
Date:	2013-06
Issue Date:	2013-07-24 15:36:47 (UTC+8)
Publisher:	Piscataway: Institute of Electrical and Electronics Engineers
Abstract:	This letter proposes an algorithm that selects a small number of test patterns for small delay defects from a large N-detect test set. This algorithm uses static upper and lower bound analysis to quickly estimate the sensitized path length so that the central processing unit (CPU) time can be reduced. By ignoring easy faults, only a partial fault dictionary, instead of a complete fault dictionary, is built for test pattern selection. Experimental results on large International Test Conference benchmark circuits show that, with very similar quality, the selected test set is 46% smaller and the CPU time is 42% faster than that of timing-aware automated test pattern generation (ATPG). With the proposed selection algorithm, small delay defect test sets are no longer very expensive to apply.
Relation:	Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 32(6), pp.971-975
DOI:	10.1109/TCAD.2013.2237946
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Journal Article

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	224	View/Open
index.html		0Kb	HTML	201	View/Open