English
|
正體中文
| 简体中文 |
全文笔数/总笔数 : 64178/96951 (66%)
造访人次 : 10208947 在线人数 : 19175
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by
NTU Library & TKU Library IR team.
搜寻范围
全部機構典藏
工學院
電機工程學系暨研究所
--會議論文
查询小技巧:
您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
进阶搜寻
主页
‧
登入
‧
上传
‧
说明
‧
关于機構典藏
‧
管理
淡江大學機構典藏
>
工學院
>
電機工程學系暨研究所
>
會議論文
>
依题名浏览
依日期浏览
依作者浏览
数据加载中.....
邻近类别
期刊論文
[
1395
/1506]
專書
[
21
/27]
專書之單篇
[
11
/19]
研究報告
[
138
/460]
學位論文
[
815
/815]
專利
[
43
/186]
視聽著作
[
0
/1]
其他
[
4
/5]
类别统计
近3年内发表的文件: 43(2.04%)
含全文笔数: 963(45.77%)
文件下载次数统计
下载大于0次: 963(100.00%)
下载大于10次: 963(100.00%)
全文下载总次数: 429078(34.55%)
最后更新时间: 2025-06-01 00:00
上传排行
数据加载中.....
下载排行
数据加载中.....
最近上传
Humanoid robot design for expressiv...
多自由度機器人身體開發及人體姿態辨識之人機連動
基於張量處理之即時物件偵測應用於大型人形機器人
基於深度強化學習之無人載具對未知環境的路徑規劃
人形機器人之高低地面的最佳踏點規劃與平衡行走控制
Uneven terrain walking of biped rob...
Design of Internet of Things Sensor...
A Hierarchical Tree-Structured Cont...
A Hierarchical Tree-Structured Cont...
A 5 Gb/s Receiver with Decision Fee...
跳至:
[
中文
] [
数字0-9
] [
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
]
请输入前几个字:
显示项目1-25 / 2102. (共85页)
1
2
3
4
5
6
7
8
9
10
>
>>
每页显示[
10
|
25
|
50
]项目
日期
题名
作者
2012-07-15
A 0.3V 1kb Sub-Threshold SRAM for Ultra-Low-Power Application in 90nm CMOS
Yang, Wei-Bin
1997-08
A 1.2V 32-bit CMOS Adder Design Using Conventional 5V CMOS Process
Cheng, Kuo-Hsing
;
Yee, Liow Yu
;
Liaw, Yii-Yih
;
Yang, Wei-Bin
1997-11-29
1.2V low-power dynamic complementary-pass-transistor logic
鄭國興
;
Cheng, Kuo-hsing
;
Chen, Jian-hung
1997-08
A 1.2V Low-Power TSPC Complementary Pass-Transistor Logic
Cheng, Kuo-Hsing
;
Chen, Jian-Hung
2013-06
A 1.8-V 4-ppm oC Reference Current with Process and Temperature
Yang, Wei-Bin
;
Hong, Ming-Hao
;
Yeh, Sheng-Shuh
2013-11-05
A 1.8-V Temperature Coefficient is 4.36-ppm/°C Bandgap Reference Current with Process Calibration
Yang, Wei-Bin
2011
10 Gb/s 再次調變方案之設計與實現
吳帛霖
;
楊淳良
;
李三良
;
林淑娟
2017-05-13
A 12-bit 600MS/s CT ΣΔ ADC for Ultrasound System Applications
Yang, Wei-Bin
2024-07-30
A 14-Bit 260-kHz BW Second-Order NS SAR ADC with Signal Charge Redistribution TechniqueA 14-Bit 260-kHz BW Second-Order NS SAR ADC with Signal Charge Redistribution Technique
3. Chuang-Hsuan Chueh, Yun-Chieh Chang, Hsin-Liang Chen, Hsiao-Hsing Chou, and Jen-Shiun Chiang
2003-08
A 14-Bit, 200 MS/S Digital-To-Analog Converter Without Trimming
Cheng, Kuo-Hsing
;
Li, Po-Yu
;
Chen, Tsung-Shen
2005
2-D discrete wavelet transform with efficient parallel scheme
Chiang, Jen-shiun
;
Hsia, Chih-hsien
;
Chen, Hsin-jung
2003-08
2.4GHz CMOS Power Amplifier with Dynamic Bias Circuits for Efficiency Improvement
Chiang, Jen-Shiun
;
Chen, Jim-Wen
2011-04-15
2.5-GHz hybrid oscillator with both a wide tuning range and high frequency resolution for digital PLL
施鴻源
;
Chiu, Huan-ke
;
Chueh, Tzu-chan
;
Chen, Chiou-bang
2015-11-16
A 200 MHz 23 mW high-efficiency inductive link power supply circuit with differential-driven CMOS rectifier and multiple LDOs in 0.18 um CMOS process
Yang, Cheng-Wei
;
Shih, Horng-Yuan
2005-08-09
2005 The 16th VLSI Design/CAD Symposium
Kuo, Chien-hung
2009-06
2009,IEEE 802.11a/b/g/n多模雙頻射頻前端模組(FEM)的設計與應用
章華順
;
李慶烈
2012-11-04
A 300mV 10MHz 4kb 10T Subthreshold SRAM for Ultralow-Power Application
Yang, Wei-Bin
2007-04
A 30Phase 500MHz PLL for 3X Over-Sampling Clock Data Recovery
Cheng, Kuo-Hsing
;
Chen, Chao-An
;
Yang, Wei-Bin
;
Cho, Feng-Hsin
2008-11
A 320-MHz 8bit × 8bit pipelined multiplier in ultra-low supply voltage
Liang, Yung-chih
;
Huang, Ching-ji
;
Yang, Wei-bin
2012-11
3D Angle Searching System with PSO for Face Recognition
Hsieh, Ching-Tang
;
Hu, Chia-Shing
;
Shih, Meng-Shian
;
hsieh@ee.tku.edu.tw
2019-04-26
3D Beamforming Techniques for Indoor UWB Wireless Communications
Chien, W.
;
Xu, J. X.
;
Chiu, C. C.
;
Cheng, Y. T.
;
Lee, Y. L.
2015-07-18
3D FACE MODEL CONSTRUCTION BASED ON KINECT FOR FACE RECOGNITION
Hsieh, Ching-Tang
;
Huang, Yi
;
Chen, Ting-Wen
;
Chen, Li-Ming
;
Chen, Ting-Wen
;
Chen, Li-Ming
2010-05-10
A 3D Video Rendering and Transmission Based on Clouding Computing System
Wu, Tin-yu
;
Lee, Wei-Tsong
;
Liao, I-ju
;
Cheng, Hua-pu
;
吳庭育
;
李維聰
2010-12-12
A 400 MHz 0.934ps rms Jitter Multiplying Delay Lock Loop in 90-nm CMOS Process
施鴻源
;
陳秋榜
2024-10-25
A 5 Gb/s Receiver with Decision Feedback Equalizer and Baud-Rate Clock and Data Recovery Circuit for 8K Displays in 90 nm CMOS Process
Lin, Wei-Ting
;
Lin, Hung-Yen
;
Shih, Horng-Yuan
显示项目1-25 / 2102. (共85页)
1
2
3
4
5
6
7
8
9
10
>
>>
每页显示[
10
|
25
|
50
]项目
DSpace Software
Copyright © 2002-2004
MIT
&
Hewlett-Packard
/
Enhanced by
NTU Library & TKU Library IR teams.
Copyright ©
-
回馈