A 400 MHz 500-fs-Jitter Open-Loop DLL-Based Multi-Phase Clock Generator Utilizing an Noise-Free All-Digital Locking Detection Circuitry

機構典藏 > College of Business and Management > Graduate Institute & Department of Accounting > Proceeding > Item 987654321/83116

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/83116

Title:	A 400 MHz 500-fs-Jitter Open-Loop DLL-Based Multi-Phase Clock Generator Utilizing an Noise-Free All-Digital Locking Detection Circuitry
Authors:	Shih, Horng-Yuan;Chang, Yu-Chuan;Chen, Chun-Fan;Lin, Sheng-Kai
Contributors:	淡江大學電機工程學系
Keywords:	DLL;Open-Loop;Clock Generator;Multi-Phase
Date:	2012-07-15
Issue Date:	2013-03-13 16:14:18 (UTC+8)
Abstract:	An open-loop DLL-based multi-phase clock generator for low jitter applications is designed in 0.13Âµm CMOS technology. A noise-free all-digital locking detection circuitry (AD-LDC) is designed to detect whether the DLL is locked in time domain. Besides, a current-mismatch free, supplyregulated charge pump is also proposed. As the DLL operating in the open-loop mode, an rms jitter of 500 fs is achieved at the frequency of 400 MHz. The entire circuit occupies 0.01 mm2 and consumes 14 mW. The low jitter multi-phase clock generator can be applied for high-speed ADCs/DACs and wire line transceivers.
Relation:	Proceedings of the 27th International Technical Conference on Circuits/Systems, Computers and Communications
Appears in Collections:	[Graduate Institute & Department of Accounting] Proceeding

Files in This Item:

File	Description	Size	Format
P-T2-01.pdf		236Kb	Adobe PDF	1072	View/Open