English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 62567/95223 (66%)
造訪人次 : 2524640      線上人數 : 211
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/83116

    題名: A 400 MHz 500-fs-Jitter Open-Loop DLL-Based Multi-Phase Clock Generator Utilizing an Noise-Free All-Digital Locking Detection Circuitry
    作者: Shih, Horng-Yuan;Chang, Yu-Chuan;Chen, Chun-Fan;Lin, Sheng-Kai
    貢獻者: 淡江大學電機工程學系
    關鍵詞: DLL;Open-Loop;Clock Generator;Multi-Phase
    日期: 2012-07-15
    上傳時間: 2013-03-13 16:14:18 (UTC+8)
    摘要: An open-loop DLL-based multi-phase clock generator for low jitter applications is designed in 0.13µm CMOS technology. A noise-free all-digital locking detection
    circuitry (AD-LDC) is designed to detect whether the DLL is locked in time domain. Besides, a current-mismatch free, supplyregulated charge pump is also proposed. As the DLL operating in the open-loop mode, an rms jitter of 500 fs is achieved at the frequency of 400 MHz. The entire circuit occupies 0.01 mm2 and consumes 14 mW. The low jitter multi-phase clock generator can be applied for high-speed ADCs/DACs and wire line transceivers.
    關聯: Proceedings of the 27th International Technical Conference on Circuits/Systems, Computers and Communications
    顯示於類別:[會計學系暨研究所] 會議論文


    檔案 描述 大小格式瀏覽次數
    P-T2-01.pdf236KbAdobe PDF1047檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋