English  |  正體中文  |  简体中文  |  Items with full text/Total items : 60879/93651 (65%)
Visitors : 1185941      Online Users : 24
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/83116

    Title: A 400 MHz 500-fs-Jitter Open-Loop DLL-Based Multi-Phase Clock Generator Utilizing an Noise-Free All-Digital Locking Detection Circuitry
    Authors: Shih, Horng-Yuan;Chang, Yu-Chuan;Chen, Chun-Fan;Lin, Sheng-Kai
    Contributors: 淡江大學電機工程學系
    Keywords: DLL;Open-Loop;Clock Generator;Multi-Phase
    Date: 2012-07-15
    Issue Date: 2013-03-13 16:14:18 (UTC+8)
    Abstract: An open-loop DLL-based multi-phase clock generator for low jitter applications is designed in 0.13µm CMOS technology. A noise-free all-digital locking detection
    circuitry (AD-LDC) is designed to detect whether the DLL is locked in time domain. Besides, a current-mismatch free, supplyregulated charge pump is also proposed. As the DLL operating in the open-loop mode, an rms jitter of 500 fs is achieved at the frequency of 400 MHz. The entire circuit occupies 0.01 mm2 and consumes 14 mW. The low jitter multi-phase clock generator can be applied for high-speed ADCs/DACs and wire line transceivers.
    Relation: Proceedings of the 27th International Technical Conference on Circuits/Systems, Computers and Communications
    Appears in Collections:[會計學系暨研究所] 會議論文

    Files in This Item:

    File Description SizeFormat
    P-T2-01.pdf236KbAdobe PDF1033View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback