English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 57517/91034 (63%)
造訪人次 : 13431730      線上人數 : 293
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/81309

    題名: A new phase interpolator circuit for frequency multiplication design in embedded system
    作者: Yang, Wei-Bin;Wang, Chi-Hsiung;Xie, Shao-Jyun
    貢獻者: 淡江大學電機工程學系
    日期: 2013-03
    上傳時間: 2013-03-08 17:08:26 (UTC+8)
    出版者: Japan: ICIC International
    摘要: The new phase interpolator circuit is proposed to double the clock frequency up to 480MHz for USB application in embedded system. The most crucial purpose is ensuring that the interpolated signal rises precisely at one-half of time interval between two complementary signals. The proposed circuit was fabricated in a 0.35μm 1P2M complementary metal-oxide-semiconductor (CMOS) process and works with a supply voltage of 3.3V. By Hspice simulation result, the measured output frequency is 480MHz with 240MHz input clock frequency. The measured jitter performance and power consumption is 10.7ps and 2.6mW, respectively. Therefore, the proposed phase interpolator circuit can be applied to 480MHz USB devices.
    關聯: ICIC Express Letters 7(3A), pp.831-837
    顯示於類別:[電機工程學系暨研究所] 期刊論文





    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋