English  |  正體中文  |  简体中文  |  Items with full text/Total items : 49521/84656 (58%)
Visitors : 7584316      Online Users : 58
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/81309


    Title: A new phase interpolator circuit for frequency multiplication design in embedded system
    Authors: Yang, Wei-Bin;Wang, Chi-Hsiung;Xie, Shao-Jyun
    Contributors: 淡江大學電機工程學系
    Date: 201303
    Issue Date: 2013-03-08 17:08:26 (UTC+8)
    Publisher: Japan: ICIC International
    Abstract: The new phase interpolator circuit is proposed to double the clock frequency up to 480MHz for USB application in embedded system. The most crucial purpose is ensuring that the interpolated signal rises precisely at one-half of time interval between two complementary signals. The proposed circuit was fabricated in a 0.35μm 1P2M complementary metal-oxide-semiconductor (CMOS) process and works with a supply voltage of 3.3V. By Hspice simulation result, the measured output frequency is 480MHz with 240MHz input clock frequency. The measured jitter performance and power consumption is 10.7ps and 2.6mW, respectively. Therefore, the proposed phase interpolator circuit can be applied to 480MHz USB devices.
    Relation: ICIC Express Letters 7(3A), pp.831-837
    DOI: 
    Appears in Collections:[電機工程學系暨研究所] 期刊論文

    Files in This Item:

    There are no files associated with this item.

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback