English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 60868/93650 (65%)
造訪人次 : 1150638      線上人數 : 35
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/80543


    題名: Thermal-Aware Test Schedule and TAM Co-Optimization for Three-Dimensional IC
    作者: Shih, Chi-Jih;Hsu, Chih-Yao;Kuo, Chun-Yi;Li, James;Rau, Jiann-Chyi;Krishnendu Chakrabarty
    貢獻者: 淡江大學電機工程學系
    日期: 2012-10-18
    上傳時間: 2013-01-31 10:49:33 (UTC+8)
    出版者: New York: Hindawi Publishing
    摘要: Testing is regarded as one of the most difficult challenges for three-dimensional integrated circuits (3D ICs). In this paper, we want to optimize the cost of TAM (test access mechanism) and the test time for 3D IC. We used both greedy and simulated annealing algorithms to solve this optimization problem. We compare the results of two assumptions: soft-die mode and hard-die mode. The former assumes that the DfT of dies cannot be changed, while the latter assumes that the DfT of dies can be adjusted. The results show that thermal-aware cooptimization is essential to decide the optimal TAM and test schedule. Blindly adding TAM cannot reduce the total test cost due to temperature constraints. Another conclusion is that soft-die mode is more effective than hard-die mode to reduce the total test cost for 3D IC.
    關聯: Active and Passive Electronic Components 2012, 763572(10pages)
    DOI: 10.1155/2012/763572
    顯示於類別:[電機工程學系暨研究所] 期刊論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    1563-5031_2012p763572(10pages).pdf2037KbAdobe PDF308檢視/開啟
    index.html0KbHTML216檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋