English  |  正體中文  |  简体中文  |  Items with full text/Total items : 60861/93527 (65%)
Visitors : 1498752      Online Users : 9
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/78139

    Title: Hardware accelerator design for image processing
    Authors: Li, Shih-an;Wong, Ching-chang;Yang, Ching-yang;Chen, Li-feng
    Contributors: 淡江大學電機工程學系
    Keywords: FPGA;human-machine interface;hardware accelerator
    Date: 2012-08
    Issue Date: 2012-09-04 14:30:59 (UTC+8)
    Publisher: Heidelberg : Springer Berlin
    Relation: Lecture Notes in Computer Science 7429, pp.436-437
    DOI: 10.1007/978-3-642-32527-4_48
    Appears in Collections:[Graduate Institute & Department of Electrical Engineering] Journal Article

    Files in This Item:

    There are no files associated with this item.

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback