English  |  正體中文  |  简体中文  |  Items with full text/Total items : 49350/84015 (59%)
Visitors : 7270523      Online Users : 80
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/7735


    Title: 多位元與高精準度快速除法器之演算法則與硬體架構之研究與發展
    Other Titles: The Research and Development of the Algorithm and Architecture for High-Bit, High Resolution, and High Speed Dividers
    Authors: 江正雄
    Contributors: 淡江大學電機工程學系
    Date: 2000
    Issue Date: 2009-03-16 16:34:08 (UTC+8)
    Appears in Collections:[電機工程學系暨研究所] 研究報告

    Files in This Item:

    File Description SizeFormat
    892215E032005.pdf343KbAdobe PDF419View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback