English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 58323/91876 (63%)
造訪人次 : 14065835      線上人數 : 82
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/77278

    題名: Memory-efficient architecture of 2-D lifting-based discrete wavelet transform
    作者: Hsia, Chih-Hsien;Li, Wei-Ming;Chiang, Jen-Shiun
    貢獻者: 淡江大學電機工程學系
    關鍵詞: lifting scheme;discrete wavelet transform (DWT);low internal memory;interlaced read scan architecture (IRSA)
    日期: 2011-07
    上傳時間: 2013-07-11 11:58:33 (UTC+8)
    出版者: Abingdon: Taylor & Francis Ltd.
    摘要: This article presents new hardware architectures to address critical issues in 2-D dual-mode (supporting 5/3 lossless and 9/7 lossy coding modes) lifting-based discrete wavelet transform (LDWT) for Motion-JPEG2000. The massive requirement of transpose memory is the most critical for LDWT. The proposed architecture can support high-resolution videos and reduce the internal memory requirement significantly. In our LDWT approach, the signal flow is revised from row-wise only to mixed row- and column-wise, and a new architecture, called interlaced read scan architecture (IRSA), is used to reduce the transpose memory. By the IRSA approach, the transpose memory size is only 2N or 4N (5/3 or 9/7 mode) for an N × N DWT. Besides, the proposed 2-D LDWT operates with parallel and pipelined schemes to increase the operation speed. It can be applied to real-time visual operations such as JPEG2000 and Motion-JPEG2000.
    關聯: Journal of the Chinese Institute of Engineers=中國工程學刊 34(5), pp.629-643
    DOI: 10.1080/02533839.2011.577601
    顯示於類別:[電機工程學系暨研究所] 期刊論文


    檔案 描述 大小格式瀏覽次數
    0253-3839_34(5)p629-643.pdf12768KbAdobe PDF0檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋