English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 64176/96941 (66%)
造訪人次 : 9137234      線上人數 : 13045
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋

    子類別

    專書 [0/1]

    鄰近社群


    文學院 [5352/7884]
    理學院 [6450/8691]
    商管學院 [18299/25747]
    外國語文學院 [4110/7229]
    國際事務學院 [5855/9302]
    教育學院 [4757/7986]
    創業發展學院 [156/233]
    精準健康學院 [45/53]
    全球化研究與發展學院 [173/227]
    社區發展學院 [1/1]
    全球發展學院 [539/764]
    技術學院 [223/322]
    行政單位 [367/493]
    體育事務處 [771/1404]
    淡江出版期刊 [237/237]
    66週年校慶研討會 [65/65]
    67週年校慶研討會 [9/9]
    教育部教學實踐研究計畫 [72/72]

    社群統計


    近3年內發表的文件: 639(2.42%)
    含全文筆數: 16882(63.83%)

    文件下載次數統計
    下載大於0次: 16882(100.00%)
    下載大於10次: 16860(99.87%)
    檔案下載總次數: 5881984(25.88%)

    最後更新時間: 2025-05-28 02:05

    上傳排行

    資料載入中.....

    下載排行

    資料載入中.....

    RSS Feed RSS Feed

    跳至: [中文]   [數字0-9]   [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
    請輸入前幾個字:   

    顯示項目7626-7650 / 26443. (共1058頁)
    << < 301 302 303 304 305 306 307 308 309 310 > >>
    每頁顯示[10|25|50]項目

    日期題名作者
    2005-07-01 Low power sigma-delta modulator with dynamic biasing for voice band applications Chiang, Jen-shiun; Wu, Chun-cheng;
    2006-08 A Low Power Wide Bandwidth Second-Order Continuous-Time Delta-Sigma Modulator with Single Amplifier Scheme Jan, Yih G.; Chiang, Jen-Shiun;
    2010 Low resolution method using adaptive LMS scheme for moving objects detection and tracking Hsia, Chih-Hsien; Yeh, Yi-Ping;
    1973-01 Low sensitivity design of an aircraft landing system 蔣樹民; Chiang, Shu-min;
    1970-03 Low Sensitivity Design of Linear Optimal Discrete 蔣樹民
    1973-07 Low sensitivity design of optimal linear control systems with transportation lag 蔣樹民; Chiang, Shu-min;
    1971-04 Low sensitivity feedback control of non-linear discrete systems 蔣樹民; Chiang, Shu-min;
    2023-08 Low thermal pre-treatment of palm kernel expeller to enhance microalgal hydrogen production Muhamad, K.N.; N;
    1998 Low voltage low power high-speed BiCMOS multiplier 鄭國興; Cheng, Kuo-hsing;
    2018-04-13 Low-Capture-Power X-filling Method Based On Architecture Using Selection Expansion Yu-Ting Chung; Jiann-Chyi Rau
    2016-08 Low-complexity range tree for video synopsis system Chih-Hsien Hsia; Jen-Shiun Chiang;
    2023-08-05 Low-coordinated Co-N3 sites induce peroxymonosulfate activation for norfloxacin degradation via high-valent cobalt-oxo species and electron transfer C. Wang, X. Wang, H. Wang, L. Zhang, Y. Wang, C. L. Dong, Y. C. Huang, P. Guo, R. Cai, S. J. Haigh, X. Yang, Y. Sun, and D. Yang
    2015-07-27 Low-cost and high-speed hardware implementation of contrast-preserving image dynamic range compression for full-HD video enhancement Shih-An Li; Chi-Yi Tsai
    2003-06 Low-cost human computer interfaces for the disabled 李揚漢; Lee, Yang-han;
    2018-06 Low-cost Test Rig for Aerodynamic Evaluation of Ornithopters E. Balasubramanian; A. Sasitharan;
    1996-05 Low-drying-shrinkage concrete containing carbon fibers Chen, Pu-woei; Chung, D.D.L.
    2009-03-24 A Low-Offset Low-Noise Sigma-Delta Modulator with Pseudorandom Chopper-Stabilization Technique Chen, Hsin-liang; Chen, Po-sheng;
    2004-03-01 Low-order Controller Design Using Coprime Factors and Linear Matrix Inequalities for Discrete SISO Systems Shiau, Jaw-kuen; Chuang, Tsung-li
    2014-03-12 Low-PAPR Spectral Filter for Carrier Aggregated Transmission System Tseng, Hsien-Wei; Jan, Yih-Guang;
    1998-09-14 Low-power all digital down connverter for IS-95 forward link demodulation 鄭國興; Cheng, Kuo-hsing;
    2019-08-27 A Low-Power and Small Chip-area Multi-rate Human Body Communication DPFSK Transceiver for Wearable Devices Shih, H. Y.; Chang, Y.-C.;
    1999-08 A Low-Power CMOS Output Buffer Cheng, Kuo-Hsing; Yang, Wei-Bin
    2013-01-01 Low-Power Fast-Settling Low-Dropout Regulator Using a Digitally Assisted Voltage Accelerator for DVFS Application Yang, Wei-Bin; Wang, Chi Hsiung;
    2004-06 Low-power switched-capacitor filters for telecommunication applications 簡丞志; Chien, Cheng-chih;
    2005-03 Low-power way-predicting cache using valid-bit pre-decision for parallel architectures Chen, Hsin-Chuan; Chiang, Jen-Shiun

    顯示項目7626-7650 / 26443. (共1058頁)
    << < 301 302 303 304 305 306 307 308 309 310 > >>
    每頁顯示[10|25|50]項目

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋