The High-Performance and Low-Power CMOS Output Driver Design

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/75307

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/75307

题名:	The High-Performance and Low-Power CMOS Output Driver Design
作者:	Yang, Wei-bin;Liao, Pei-hsuan;Wang, Chi-hsiung;Cheng, Ching-tsan
贡献者:	淡江大學電機工程學系
日期:	2011-06-20
上传时间:	2012-03-19 16:02:06 (UTC+8)
出版者:	Nanchang University; Springer; IEEE IAS Nanchang Chapter
摘要:	There are many important points for high-speed CMOS integrated circuit, such as switching speed, power dissipation and full-swing of voltage. In this paper, a group of high performance and low-power bootstrapped CMOS drivers are designed in order to reduce power consumption and enhance the speed of switch for driving a large load, where the drivers will reduce the power consumption by using bootstrap manipulate conditional to input statistics. Moreover, the low swing bootstrapped feedback controlled split path (LBFS) is conducted to reduce the dynamic power dissipation and limiting the voltage swing of gate of the output stage. Finally, the charge transfer feedback controlled split path (CRFS) CMOS buffer is used to restitute and pull down the gate voltage for reducing power consumption and line noise. According to the HSPICE simulation results, the proposed drivers of the CMOS driver are reduced by 20%~40 compared to the conventional design.
關聯:	2011 International Conference on Electric and Electronics (EEIC 2011), Nanchang, China
显示于类别:	[電機工程學系暨研究所] 會議論文

文件中的档案:

没有与此文件相关的档案.

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章