English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 62079/94651 (66%)
造訪人次 : 1639955      線上人數 : 12
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/75307

    題名: The High-Performance and Low-Power CMOS Output Driver Design
    作者: Yang, Wei-bin;Liao, Pei-hsuan;Wang, Chi-hsiung;Cheng, Ching-tsan
    貢獻者: 淡江大學電機工程學系
    日期: 2011-06-20
    上傳時間: 2012-03-19 16:02:06 (UTC+8)
    出版者: Nanchang University; Springer; IEEE IAS Nanchang Chapter
    摘要: There are many important points for high-speed CMOS integrated circuit, such as switching speed, power dissipation and full-swing of voltage. In this paper, a group of high performance and low-power bootstrapped CMOS drivers are designed in order to reduce power consumption and enhance the speed of switch for driving a large load, where the drivers will reduce the power consumption by using bootstrap manipulate conditional to input statistics. Moreover, the low swing bootstrapped feedback controlled split path (LBFS) is conducted to reduce the dynamic power dissipation and limiting the voltage swing of gate of the output stage. Finally, the charge transfer feedback controlled split path (CRFS) CMOS buffer is used to restitute and pull down the gate voltage for reducing power consumption and line noise. According to the HSPICE simulation results, the proposed drivers of the CMOS driver are reduced by 20%~40 compared to the conventional design.
    關聯: 2011 International Conference on Electric and Electronics (EEIC 2011), Nanchang, China
    顯示於類別:[電機工程學系暨研究所] 會議論文





    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋