淡江大學機構典藏:Item 987654321/75230
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 62805/95882 (66%)
Visitors : 3926290      Online Users : 731
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/75230


    Title: The Design of Embedded Real-time Image Processing Platform Based on SOPC Technique
    Authors: Chen, Ching-yi;Li, Shin-an;Liu, Ta-kang;Chen, Kuang-yuan;Wong, Ching-chang
    Contributors: 淡江大學電機工程學系
    Date: 2011-12
    Issue Date: 2012-03-14 23:59:00 (UTC+8)
    Publisher: 哈爾濱市:哈爾濱工業大學
    Abstract: This paper uses Altera DE2-70 multimedia development board to set up an embedded real-time image processing platform based on SOPC (System on a Programmable Chip) technology, and that platform is formed by FPGA chip, Nios II soft-core processor, LTM display module and CMOS image sensor module. In the mentioned architecture, this paper uses multiple master-salve architecture to design two image processing hardware accelerator circuits of CMOS Master module and LTM Master module, among them, CMOS Maser module includes multiple image preprocessing circuit, for example, Sobel edge detection, erosion and dilation, etc., and it can speed up the implementation of the image processing step; however, LTM Master module has the capability to display the image in real time. The embedded real-time image processing platform architecture as designed in this paper not only can reduce the loading of Nios II soft core processor when it is performing the image processing, but also can enhance the real time analysis capability of the image system. In order to verify the performance of that platform, in this paper, the developed platform is used to perform morphological image processing, filter operation and object detection for specific color, etc., and the main objective is to verify the performance and feasibility of the architecture proposed by this paper.(13 refs)
    Relation: Journal of Harbin Institute of Technology (New Series)=哈爾濱工業大學學報(英文版) 18(1) Suppl.1, pp.328-333
    Appears in Collections:[Graduate Institute & Department of Electrical Engineering] Journal Article

    Files in This Item:

    There are no files associated with this item.

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback