English  |  正體中文  |  简体中文  |  Items with full text/Total items : 57064/90742 (63%)
Visitors : 12477667      Online Users : 164
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/74701

    Title: 最佳化演算法應用於時脈繞線之實現
    Other Titles: Optimization algorithm applied to zero skew clock tree implementation
    Authors: 林志忠;Lin, Chih-Chung
    Contributors: 淡江大學電機工程學系碩士班
    Keywords: 時脈樹;零時脈傾斜;時脈延遲;粒子群最佳化演算法;Clock Tree;Zero Clock Skew;Clock Delay;particle swarm optimization
    Date: 2011
    Issue Date: 2011-12-28 19:21:45 (UTC+8)
    Abstract: 本論文,在系統晶片中我們提出了一個採用了1) FED(Fitted Elmore Delay) 延遲模型所導出的非直線型的分接點,結合2)利用粒子群最佳化(Particle Swarm Optimization, PSO)演算法的優化特性,將時脈繞線的連線形狀由類H型變成類X型,找出四點的最佳分接點,達到在零時脈傾斜(Zero Clock Skew)下,有效的減少時脈繞線的總線段長和時脈延遲(Clock Delay)的目的。
    我們提出「最佳化演算法應用於時脈繞線之實現」的方法,實驗證明顯示此方法,跟傳統λ-Geometry DME routing方法比較,在同樣的測試例子下,及在達到零時脈傾斜(Zero Clock Skew)下,有效的減少時脈繞線的總線段長19%~5%和時脈延遲(Clock Delay) 14%~-22%。證明了將H形狀轉成X形狀是可行的並且有效。

    關鍵詞 : 時脈樹、零時脈傾斜、時脈延遲、粒子群最佳化演算法
    In this paper in the system on chip design, we propose a method to determine a nonlinear branch connection location in the timing pulse wiring design that is 1) based on Fitted Elmore Delay model and it then combines 2) the evolution characteristics of the Particle Swarm Optimization (PSO) algorithm to change the connection topology of timing pulse wiring from H shape to X shape; it determine and finds, under the requirement of Zero Clock Skew, the best branch location in the X shape wiring. With this design it can effectively reduce the total required wire length of the timing pulse wiring and reduce the overall timing pulse delay.
    We propose the methodology of ‘Optimization Algorithm Applied to Zero Skew Clock Tree Implementation’ and from many test experiments under the requirement of Zero Clock Skew it reveals that our proposed design algorithm, comparing with the conventional λ-Geometry DME routing method, can effectively reduce the total wiring length of the timing pulse wiring by 5% ~ 19% and clock delay by 14%~-22% ; consequently it appears that our proposed algorithm by changing the conventional H shape into X shape in the wiring design is a realizable and effective design methodology.
    Appears in Collections:[Graduate Institute & Department of Electrical Engineering] Thesis

    Files in This Item:

    File SizeFormat

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback