The use of fixed point induction in verifying systolic array designs : An applicative approach

淡江大學機構典藏 > 工學院 > 資訊工程學系暨研究所 > 期刊論文 > Item 987654321/71608

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/71608

题名:	The use of fixed point induction in verifying systolic array designs : An applicative approach
作者:	施國琛
贡献者:	淡江大學資訊工程學系
关键词:	Systolic arrays;Equations;Design engineering;Logic programming;Humans;Topology
日期:	2002-08-06
上传时间:	2011-10-24 01:24:54 (UTC+8)
摘要:	The paper presents our applicative approach of using fixed point induction principle to verify the correctness of systolic array designs. Fixed point induction exploits the repeatable, regular, and local attributes of systolic arrays in realizing recursive functions. The applicative language in denotational semantics improves proof efficiency by skipping the redundant search time and space that occurred in other techniques. Our approach, as well as an example of applying it to prove a systolic array for matrix inversion, are provided in the paper.
關聯:	Midwest symposium on circuits and systems 36(2)
DOI:	10.1109/MWSCAS.1993.343224
显示于类别:	[資訊工程學系暨研究所] 期刊論文

文件中的档案:

没有与此文件相关的档案.

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章