English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 62805/95882 (66%)
造訪人次 : 3933029      線上人數 : 480
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/71608


    題名: The use of fixed point induction in verifying systolic array designs : An applicative approach
    作者: 施國琛
    貢獻者: 淡江大學資訊工程學系
    關鍵詞: Systolic arrays;Equations;Design engineering;Logic programming;Humans;Topology
    日期: 2002-08-06
    上傳時間: 2011-10-24 01:24:54 (UTC+8)
    摘要: The paper presents our applicative approach of using fixed point induction principle to verify the correctness of systolic array designs. Fixed point induction exploits the repeatable, regular, and local attributes of systolic arrays in realizing recursive functions. The applicative language in denotational semantics improves proof efficiency by skipping the redundant search time and space that occurred in other techniques. Our approach, as well as an example of applying it to prove a systolic array for matrix inversion, are provided in the paper.
    關聯: Midwest symposium on circuits and systems 36(2)
    DOI: 10.1109/MWSCAS.1993.343224
    顯示於類別:[資訊工程學系暨研究所] 期刊論文

    文件中的檔案:

    沒有與此文件相關的檔案.

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋