English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 49433/84396 (59%)
造訪人次 : 7468809      線上人數 : 62
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70594

    題名: VLSI architecture of low memory and high speed 2D lifting-based discrete wavelet transform for JPEG2000 applications
    作者: Chiang, Jen-Shiun;Hsia, Chih-Hsien;Chen, Hsin-Jung;Lo, Te-Jung
    貢獻者: 淡江大學電機工程學系
    日期: 2005
    上傳時間: 2013-03-07 14:57:00 (UTC+8)
    出版者: New York: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: The paper presents a low memory and high speed VLSI architecture for 2D lifting-based lossless 5/3 filter discrete wavelet transform (DWT). The architecture is based on the proposed interlaced read scan algorithm (IRSA) and parallel scheme processing to achieve low memory size and high speed operation. The proposed lifting-based DWT architecture has the advantages of lower computational complexity, transforming signal with extension, and regular data flow, and is suitable for VLSI implementation. It can be applied to real time image/video operation of JPEG2000 and MPEG-4 applications. Basing on the proposed architecture, we designed and simulated a 2D DWT VLSI chip by 0.35 弮m 1P4M CMOS technology. The memory requirement of the N?N 2D DWT is N, and it can operate at 100 MHz clock frequency.
    關聯: Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on Vol. 5, pp.4554-4557
    DOI: 10.1109/ISCAS.2005.1465645
    顯示於類別:[電機工程學系暨研究所] 會議論文


    檔案 描述 大小格式瀏覽次數
    VLSI Architecture of Low Memory and High Speed.pdf194KbAdobe PDF185檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋