English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 62805/95882 (66%)
造访人次 : 3944234      在线人数 : 690
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70594

    题名: VLSI architecture of low memory and high speed 2D lifting-based discrete wavelet transform for JPEG2000 applications
    作者: Chiang, Jen-Shiun;Hsia, Chih-Hsien;Chen, Hsin-Jung;Lo, Te-Jung
    贡献者: 淡江大學電機工程學系
    日期: 2005
    上传时间: 2013-03-07 14:57:00 (UTC+8)
    出版者: New York: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: The paper presents a low memory and high speed VLSI architecture for 2D lifting-based lossless 5/3 filter discrete wavelet transform (DWT). The architecture is based on the proposed interlaced read scan algorithm (IRSA) and parallel scheme processing to achieve low memory size and high speed operation. The proposed lifting-based DWT architecture has the advantages of lower computational complexity, transforming signal with extension, and regular data flow, and is suitable for VLSI implementation. It can be applied to real time image/video operation of JPEG2000 and MPEG-4 applications. Basing on the proposed architecture, we designed and simulated a 2D DWT VLSI chip by 0.35 弮m 1P4M CMOS technology. The memory requirement of the N?N 2D DWT is N, and it can operate at 100 MHz clock frequency.
    關聯: Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on Vol. 5, pp.4554-4557
    DOI: 10.1109/ISCAS.2005.1465645
    显示于类别:[電機工程學系暨研究所] 會議論文


    档案 描述 大小格式浏览次数
    VLSI Architecture of Low Memory and High Speed.pdf194KbAdobe PDF393检视/开启



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈