淡江大學機構典藏:Item 987654321/70583
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 58605/92268 (64%)
造访人次 : 556968      在线人数 : 72
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70583


    题名: The new improved pseudo fractional-N clock generator with 50% duty cycle
    作者: Kuo, Shu-chang;Hung, Tzu-chien;Yang, Wei-bin
    贡献者: 淡江大學電機工程學系
    日期: 2006-05
    上传时间: 2011-10-23 21:27:58 (UTC+8)
    摘要: Because SOC (system-on-a-chip) needs multiple clocks and mostly with 50% duty cycle in same chip. We use multiphase outputs of voltage-controlled oscillator (VCO) in a phase-locked loop (PLL) to generate the needed frequencies with 50% duty cycle. Further, we propose a design flowchart to solve the problem of pseudo fractional-N clock generator. The circuits are processed in a standard 0.13mum CMOS technology, and work with a supply voltage of 1.2V
    關聯: 2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006)
    DOI: 10.1109/ISCAS.2006.1693547
    显示于类别:[電機工程學系暨研究所] 會議論文

    文件中的档案:

    没有与此文件相关的档案.

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈