English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 62570/95233 (66%)
造访人次 : 2560101      在线人数 : 274
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70582

    题名: The New Approach of Programmable Pseudo Fractional-N Clock Generator for GHz Operation with 50% Duty Cycle
    作者: Yang, Wei-bin;Kuo, Shu-chang;Chu, Yuan-hua;Cheng, Kuo-hsing
    贡献者: 淡江大學電機工程學系
    日期: 2005-08-29
    上传时间: 2011-10-23 21:27:53 (UTC+8)
    摘要: Because SOC (system-on-a-chip) needs multiple clocks and mostly with 50% duty cycle in same chip, in this paper, we propose a new approach of programmable pseudo fractional-N clock generator to reach a simple solution. We use multiphase outputs of voltage-controlled oscillator (VCO) in a phase-locked loop (PLL), to generate the needed frequencies with 50% duty cycle. Moreover, a control logic is also built in the structure to make multiple frequency outputs programmable. The circuits are processed in a standard 0.13μm CMOS technology, and work with a supply voltage of 1.2V.
    關聯: 2005 European Conference on Circuit Theory and Design
    DOI: 10.1109/ECCTD.2005.1523093
    显示于类别:[電機工程學系暨研究所] 會議論文





    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈