English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 58323/91876 (63%)
造访人次 : 14055674      在线人数 : 65
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70492

    题名: Multi-Chains Encoding Scheme in Low-Cost ATE
    作者: 饒建奇;Rau, Jiann-Chyi;Chen, Gong-Han;Wu, Po-Han
    贡献者: 淡江大學電機工程學系
    日期: 2010-05-30
    上传时间: 2011-10-23 21:21:31 (UTC+8)
    出版者: IEEE
    摘要: Generally speaking, the dependency data compression is very useful for Intellectual Property (IP) cores and SoC. We consider the shift-in power and compression ratio in low-cost ATE environment. We propose new compression architecture with fixed length for running ones. We suppose that the ATE has not repeated function and synchronization signal. In the results, when the complexity of VLSI circuit is growing up, the number of input pins for testing is very low. The average compression ratio of our method is 63% for MinTest on ISCAS'89 benchmarks. The average of peak/WTC shift-in turns to 3×/6.6×, after comparing Selective Scan Slice (SSS) and our method. The average of hardware overhead is 6%.
    關聯: Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on, pp.1587-1590
    DOI: 10.1109/ISCAS.2010.5537430
    显示于类别:[電機工程學系暨研究所] 會議論文





    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈