Low power sigma delta modulator with dynamic biasing for audio applications

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/70473

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70473

Title:	Low power sigma delta modulator with dynamic biasing for audio applications
Authors:	Chen, Hsin-liang;Lee, Yi-sheng;Chiang, Jen-shiun
Contributors:	淡江大學電機工程學系
Date:	2007-08-07
Issue Date:	2011-10-23 21:20:07 (UTC+8)
Publisher:	IEEE
Abstract:	In this paper, a low power sigma delta modulator with dynamic biasing technique is presented. According to the analysis of the operations of the switched-capacitor integrator, the folded-cascode operational amplifier can be designed with optimized biasing currents in three different phases to reduce power dissipations. The total power saving is 20% of the general one. A prototyping fourth order single-bit MASH 2-2 sigma delta modulator is designed with the technique of dynamic biasing to achieve dynamic range of 95 dB and peak signal-to-noise-and-distortion-ratio of 93 dB. The experimental circuit is designed in 0.35 mum 2P4M CMOS technology. The chip area is 3.11 mm2, and the power dissipation is only 5 mW from a supply voltage of 3 V.
Relation:	Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on, pp.159-162
DOI:	10.1109/MWSCAS.2007.4488561
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	256	View/Open
Low Power Sigma Delta Modulator with Dynamic.pdf		908Kb	Adobe PDF	418	View/Open