Low Power Multi-Chains Encoding Scheme for SoC in Low-Cost Environment

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/70472

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70472

题名:	Low Power Multi-Chains Encoding Scheme for SoC in Low-Cost Environment
作者:	Wu, Po-han;Rau, Jiann-chyi
贡献者:	淡江大學電機工程學系
日期:	2009-11
上传时间:	2011-10-23 21:20:03 (UTC+8)
摘要:	In this paper, new compression architecture is proposed for multiple scan-chains. We use buffers to hold back data, and use read enable signals to filter useless data. We use only four extra channels and less hardware for largest ISCAS'89 circuits to reduce test data volume and shift-in power. The average of peak/WTC shift-in turns to 3x/6.6x, after comparing (Wang and Chakrabarty, 2008) and our method. The average of improvement/ hardware is 16%/6%.
關聯:	Test Conference, 2009. ITC 2009. International, pp.1
DOI:	10.1109/TEST.2009.5355633
显示于类别:	[電機工程學系暨研究所] 會議論文

文件中的档案:

档案	描述	大小	格式	浏览次数
9781424448685_5p1.pdf		71Kb	Adobe PDF	240	检视/开启

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章