Low Power Multi-Chains Encoding Scheme for SoC in Low-Cost Environment

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/70472

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70472

Title:	Low Power Multi-Chains Encoding Scheme for SoC in Low-Cost Environment
Authors:	Wu, Po-han;Rau, Jiann-chyi
Contributors:	淡江大學電機工程學系
Date:	2009-11
Issue Date:	2011-10-23 21:20:03 (UTC+8)
Abstract:	In this paper, new compression architecture is proposed for multiple scan-chains. We use buffers to hold back data, and use read enable signals to filter useless data. We use only four extra channels and less hardware for largest ISCAS'89 circuits to reduce test data volume and shift-in power. The average of peak/WTC shift-in turns to 3x/6.6x, after comparing (Wang and Chakrabarty, 2008) and our method. The average of improvement/ hardware is 16%/6%.
Relation:	Test Conference, 2009. ITC 2009. International, pp.1
DOI:	10.1109/TEST.2009.5355633
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
9781424448685_5p1.pdf		71Kb	Adobe PDF	192	View/Open