Low cost architecture for JPEG2000 encoder without code-block memory

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/70471

請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70471

題名:	Low cost architecture for JPEG2000 encoder without code-block memory
作者:	江正雄;Lin, Tsung-ta;Hwang, Ting-hao
貢獻者:	淡江大學電機工程學系
關鍵詞:	2D-DWT;EBCOT;JPEG2000;RDO
日期:	2008-06-23
上傳時間:	2011-10-23 21:19:59 (UTC+8)
出版者:	IEEE
摘要:	The amount of memory required for code-block is one of the most important issues in JPEG2000 encoder chip implementation. This work tries to unify the output scanning order of the 2D-DWT and the processing order of the EBCOT and further to eliminate the code-block memory completely eliminated. We also propose a new architecture for embedded block coding (EBC), code-block switch adaptive embedded block coding (CS-AEBC), which can skip the insignificant bit-planes to reduce the computation time and save power consumption. Besides, a new dynamic rate distortion optimization (RDO) approach is proposed to reduce the computation time when the EBC processes lossy compression operation. The total memory required for the proposed JPEG2000 is only 2KB of internal memory, and the bandwidth required for the external memory is 2.1 B/cycle.
關聯:	Multimedia and Expo, 2008 IEEE International Conference on, pp.137-140
DOI:	10.1109/ICME.2008.4607390
顯示於類別:	[電機工程學系暨研究所] 會議論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	281	檢視/開啟
LOW COST ARCHITECTURE FOR JPEG2000 ENCODER.pdf		299Kb	Adobe PDF	383	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章