淡江大學機構典藏:Item 987654321/70471
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 62797/95867 (66%)
造访人次 : 3733115      在线人数 : 365
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70471


    题名: Low cost architecture for JPEG2000 encoder without code-block memory
    作者: 江正雄;Lin, Tsung-ta;Hwang, Ting-hao
    贡献者: 淡江大學電機工程學系
    关键词: 2D-DWT;EBCOT;JPEG2000;RDO
    日期: 2008-06-23
    上传时间: 2011-10-23 21:19:59 (UTC+8)
    出版者: IEEE
    摘要: The amount of memory required for code-block is one of the most important issues in JPEG2000 encoder chip implementation. This work tries to unify the output scanning order of the 2D-DWT and the processing order of the EBCOT and further to eliminate the code-block memory completely eliminated. We also propose a new architecture for embedded block coding (EBC), code-block switch adaptive embedded block coding (CS-AEBC), which can skip the insignificant bit-planes to reduce the computation time and save power consumption. Besides, a new dynamic rate distortion optimization (RDO) approach is proposed to reduce the computation time when the EBC processes lossy compression operation. The total memory required for the proposed JPEG2000 is only 2KB of internal memory, and the bandwidth required for the external memory is 2.1 B/cycle.
    關聯: Multimedia and Expo, 2008 IEEE International Conference on, pp.137-140
    DOI: 10.1109/ICME.2008.4607390
    显示于类别:[電機工程學系暨研究所] 會議論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    index.html0KbHTML278检视/开启
    LOW COST ARCHITECTURE FOR JPEG2000 ENCODER.pdf299KbAdobe PDF382检视/开启

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈