English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 57065/90741 (63%)
造访人次 : 12485567      在线人数 : 163
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70464


    题名: Latched CMOS differential logic(LCDL)for complex high-speed VLSI
    作者: Wu, Chung-yu;Cheng, Kuo-hsing
    贡献者: 淡江大學電機工程學系
    日期: 1989-09
    上传时间: 2011-10-23 21:19:32 (UTC+8)
    出版者: IEEE
    摘要: A CMOS differential logic, called the latched CMOS differential logic (LCDL), is proposed and analyzed. LCDL circuits can implement a complex combinational logic function in a single gate and form the pipeline structure as well. It is shown that the LCDL with a fan-in number between 6 and 15 has the highest operation speed among those differential logic circuits. It is also free from charge-sharing, clock-skew, and race problems. Experimental results verified the high speed and race-free performance of the proposed LCDL.
    關聯: Proceedings of 3rd international symposium on IC design and manufacture, pp.1324 - 1328
    DOI: 10.1109/4.84952
    显示于类别:[電機工程學系暨研究所] 會議論文

    文件中的档案:

    没有与此文件相关的档案.

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈