Implement Synchronous Multiple I/O with Ethernet Controller for 8051 Micro-processor Based on Avalon Bus

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/70448

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70448

题名:	Implement Synchronous Multiple I/O with Ethernet Controller for 8051 Micro-processor Based on Avalon Bus
作者:	Wu, Chiou-hung;Kuo, Kai-hua;Li, Shih-an
贡献者:	淡江大學電機工程學系
日期:	2010-07
上传时间:	2011-10-23 21:18:34 (UTC+8)
出版者:	CSCIST 2010
摘要:	In recent years, micro-processors have been applied to embedded systems and portable devices widely. Most embedded systems do not require very powerful capability of process which means that it only needs higher adaptive, expansive and transplantable systems. Under above demands, 8051 micro-processor sets have been put in use on many applicative devices. However, finite I/O ports in 8051 micro-processor truly put restrictions on its network applications. Our topic in this paper is mainly improving the lack of I/O ports in 8051 micro-processor and developing the applications to Ethernet network. We design two different kinds of circuits called “RAMx Interface Circuit” and “Ethernet Interface Circuit” to help combine several systems. Further, modifying the internal architecture of 8051 micro-processor with multiple I/O controllers is another important implement in our research. To connect to Ethernet network through 8051 micro-processor, we join 8051 micro-processor with multiple I/O controllers to Ethernet Interface Circuit, and our system enable us to control Ethernet controller through memory- mapping I/O. Finally, we materialize RAMx Interface Circuit and Ethernet Interface Circuit on FPGA board.
關聯:	2010海峽兩岸資訊科學與資訊技術學術交流研討會,
显示于类别:	[電機工程學系暨研究所] 會議論文

文件中的档案:

没有与此文件相关的档案.

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章

数据加载中.....