English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 57970/91504 (63%)
造訪人次 : 13687325      線上人數 : 45
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70448

    題名: Implement Synchronous Multiple I/O with Ethernet Controller for 8051 Micro-processor Based on Avalon Bus
    作者: Wu, Chiou-hung;Kuo, Kai-hua;Li, Shih-an
    貢獻者: 淡江大學電機工程學系
    日期: 2010-07
    上傳時間: 2011-10-23 21:18:34 (UTC+8)
    出版者: CSCIST 2010
    摘要: In recent years, micro-processors have been applied to embedded systems and portable devices widely. Most embedded systems do not require very powerful capability of process which means that it only needs higher adaptive, expansive and transplantable systems. Under above demands, 8051 micro-processor sets have been put in use on many applicative devices. However, finite I/O ports in 8051 micro-processor truly put restrictions on its network applications. Our topic in this paper is mainly improving the lack of I/O ports in 8051 micro-processor and developing the applications to Ethernet network. We design two different kinds of circuits called “RAMx Interface Circuit” and “Ethernet Interface Circuit” to help combine several systems. Further, modifying the internal architecture of 8051 micro-processor with multiple I/O controllers is another important implement in our research. To connect to Ethernet network through 8051 micro-processor, we join 8051 micro-processor with multiple I/O controllers to Ethernet Interface Circuit, and our system enable us to control Ethernet controller through memory- mapping I/O. Finally, we materialize RAMx Interface Circuit and Ethernet Interface Circuit on FPGA board.
    關聯: 2010海峽兩岸資訊科學與資訊技術學術交流研討會,
    顯示於類別:[電機工程學系暨研究所] 會議論文





    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋